메뉴 건너뛰기




Volumn 31, Issue 9, 1996, Pages 138-147

Value locality and load value prediction

Author keywords

[No Author keywords available]

Indexed keywords


EID: 17044425961     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/248209.237173     Document Type: Article
Times cited : (156)

References (30)
  • 2
    • 0019567795 scopus 로고
    • On the performance enhancement of paging systems through program analysis and transformations
    • May
    • Walid Abu-Sufah, David J. Kuck, and Duncan H. Lawrie. On the performance enhancement of paging systems through program analysis and transformations. IEEE Transactions on Computers, C-30(5):341-356, May 1981.
    • (1981) IEEE Transactions on Computers , vol.C-30 , Issue.5 , pp. 341-356
    • Abu-Sufah, W.1    Kuck, D.J.2    Lawrie, D.H.3
  • 5
    • 2842568131 scopus 로고
    • Internal architecture of Alpha 21164 microprocessor
    • Peter Bannon and Jim Keller. Internal architecture of Alpha 21164 microprocessor. COMPCON 95, 1995.
    • (1995) COMPCON 95
    • Bannon, P.1    Keller, J.2
  • 11
    • 0029535909 scopus 로고
    • VMW: A visualizas tion-based microarchitecture workbench
    • Trung A. Diep and John Paul Shen. VMW: A visualizas tion-based microarchitecture workbench. IEEE Computer, 28(12):57-64, 1995.
    • (1995) IEEE Computer , vol.28 , Issue.12 , pp. 57-64
    • Diep, T.A.1    Shen, J.P.2
  • 16
    • 0025429331 scopus 로고
    • Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
    • Seattle, May
    • Norman P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In 17th Annual International Symposium on Computer Architecture, pages 364-373, Seattle, May 1990.
    • (1990) 17th Annual International Symposium on Computer Architecture , pp. 364-373
    • Jouppi, N.P.1
  • 18
    • 0019892368 scopus 로고
    • Lockup-free instruction fetch/prefetch cache organization
    • IEEE Computer Society Press
    • David Kroft. Lockup-free instruction fetch/prefetch cache organization. In 8th Annual International Symposium on Computer Architecture, pages 81-87. IEEE Computer Society Press, 1981.
    • (1981) 8th Annual International Symposium on Computer Architecture , pp. 81-87
    • Kroft, D.1
  • 19
    • 3342935940 scopus 로고
    • The PowerPC 620 microprocessor: A high performance superscalar RISC processor
    • David Levitan, Thomas Thomas, and Paul Tu. The PowerPC 620 microprocessor: A high performance superscalar RISC processor. COMPCON 95, 1995.
    • (1995) COMPCON 95
    • Levitan, D.1    Thomas, T.2    Tu, P.3
  • 21
    • 0028485474 scopus 로고
    • Predicting and precluding problems with memory latency
    • K. Roland and A. Dollas. Predicting and precluding problems with memory latency. IEEE Micro, 14(4):59-67, 1994.
    • (1994) IEEE Micro , vol.14 , Issue.4 , pp. 59-67
    • Roland, K.1    Dollas, A.2
  • 26
    • 0020177251 scopus 로고
    • Cache memories
    • Alan Jay Smith. Cache memories. Computing Surveys, 14(3):473-530, 1982.
    • (1982) Computing Surveys , vol.14 , Issue.3 , pp. 473-530
    • Smith, A.J.1
  • 27
    • 0028013918 scopus 로고
    • Link-time optimization of address calculation on a 64-bit architecture
    • June
    • Amitabh Srivastava and David W. Wall. Link-time optimization of address calculation on a 64-bit architecture. SIGPLAN Notices, 29(6):49-60, June 1994. Proceedings of the ACM SIGPLAN '94 Conference on Programming Language Design and Implementation.
    • (1994) SIGPLAN Notices , vol.29 , Issue.6 , pp. 49-60
    • Srivastava, A.1    Wall, D.W.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.