Improving energy-efficiency by bypassing trivial Computations

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages

  Atoofian, Ehsan ^a   Baniasadi, Amirali ^a  

^a UNIVERSITY OF VICTORIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY-DELAY; HIGH-PERFORMANCE PROCESSORS; SPEC'2K BENCHMARKS; TRIVIAL COMPUTATIONS;

COMPUTER SCIENCE; ENERGY EFFICIENCY; ENERGY UTILIZATION; PERFORMANCE;

COMPUTATION THEORY;

EID: 33746318121     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.253     Document Type: Conference Paper

References (10)

1. D. Burger, T. M. Austin, and S. Bennett. "Evaluating Future Microprocessors: The SimpleScalar Tool Set". Technical Report CS-TR-96-1308, University of Wisconsin-Madison, July 1996.
2. J. J. Yi and D. J. Lilja, "Improving Processor Performance by Simplifying and Bypassing Trivial Computations", Laboratory for Advanced Research in Computing Technology and Compilers Technical Report No. ARCTiC 02-06, June, 2002
3. L. Tran, N. Nelson, F. Ngai, S. Dropsho, and M. Huang. "Dynamically Reducing Pressure on the Physical Register File through Simple Register Sharing". In International Symposium on Performance Analysis of Systems and Software. March 2004.
4. D. Brooks, V. Tiwari M. Martonosi, "Watten: A Framework for Architectural-Level Power Analysis and Optimizations", In Proceedings of International Symposium on Computer Architecture, 2000.
5. S. Richardson, Caching Function Results: "Faster Arithmetic by Avoiding Unnecessary Computation", International Symposium on Computer Arithmetic, 1993.
6. E. Chung, L. Benini, G. DeMicheli, G. Luculli, and M. Carilli, "Value-Sensitive Automatic Code Specialization for Embedded Software", in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VOL. 21, NO. 9, September 2002
7. M. H. Lipasti and J. P. Shen, "Exceeding the dataflow limit via value prediction", in Proceedings of the 29th Annual ACM/IEEE International Symposium and Workshop on Microarchitecture, pp. 226-237, December 1996.
8. A. Sodani and G. S. Sohi. "Dynamic Instruction Reuse". In Proc. of 24th Annual International Symposium on Computer Architecture, pages 194-205, July 1997.
9. Hennessy, J. and Patterson, D. Computer Architecture: A Quantitative Approach. Morgan Kauffman, San Francisco, CA, 1990, 1996, 2003.
10. G. S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers", IEEE Trans. on Computers, vol. 39, pp. 349-359, March 1990.