The impact of speculative execution on SMT processors

International Journal of Parallel Programming

Volumn 36, Issue 4, 2008, Pages 361-385

  Kang, Dongsoo ^a   Liu, Chen ^b   Gaudiot, Jean Luc ^b  

^a University of Southern California ^*  (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Confidence estimator; Simultaneous multithreading; Speculation control; Thread scheduling

Indexed keywords

APPLICATION PROGRAMS; BRANCH PREDICTION; BRANCH PREDICTORS; BUSINESS MEDIA; CONFIDENCE LEVEL (CL); IN-FLIGHT INSTRUCTIONS; INSTRUCTION-LEVEL PARALLELISM (ILP); INSTRUCTIONS PER CYCLE (IPC); MULTIPLE THREADS; PREDICTION ACCURACY; SIMULTANEOUS MULTI THREADING (SMT); SIMULTANEOUS MULTITHREAD (SMT) PROCESSORS; SMT PROCESSORS; SPECULATIVE EXECUTION; THREAD SCHEDULING; THREAD-LEVEL PARALLELISM (TLP);

COMPUTER SOFTWARE; FORECASTING; ION BEAMS; MULTITASKING; PIPELINES; SPEECH TRANSMISSION; SURFACE MOUNT TECHNOLOGY; WEIGHT CONTROL;

PIPELINE PROCESSING SYSTEMS;

EID: 47149107263     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-007-0052-3     Document Type: Article

References (35)

1. Marcuello, P., González, A.: Exploiting speculative thread-level parallelism on a SMT processor. Proc. Int'l Conference on High Performance Computing and Networking, pp. 754-763 (Apr. 1999)
2. Eggers, S., Emer, J., Levy, H., Lo, J., Stamm, R., Tullsen, D.: Simultaneous multithreading: a platform for next-generation processors. IEEE Micro. 17(5), 12-19 (Sept./Oct. 1997)
3. Hennessy J., Patterson D. (2002). Computer Architecture: A Quantitative Approach. 3rd edn. Morgan Kaufmann, San Francisco, CA
4. Marr, D., Binns, F., Hill, D., Hinton, G., Koufaty, D., Miller, J., Upton, M.: Hyper-threading technology architecture and microarchitecture. Intel Technol. J. 06(01), 4-15 (Feb. 2002)
5. Tullsen, D., Eggers, S., Emer, J., Levy, H., Lo, J., Stamm, R.: Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor. Proc. 23rd Annual Int'l Symposium on Computer Architecture, pp. 191-202 (May 1996)
6. Rabaey J. (1996). Digital Integrated Circuits: A Design Perspective. Prentice Hall, Upper Saddle River, NJ
7. Grunwald, D., Klauser, A., Manne, S., Pleszkun, A.: Confidence estimation for speculation control. Proc. 25th Annual Int'l Symposium on Computer Architecture (1998)
8. Jacobsen, E., Rotenberg, E., Smith, J.: Assigning confidence to conditional branch predictions. Proc. 29th Annual Int'l Symposium on Microarchitecture, pp. 142-152 (Dec. 1996)
9. Tullsen, D., Brown, J.: Handling long-latency loads in a simultaneous multithreading processor. Proc. 34th Int'l Symposium on Microarchitecture, pp. 318-327 (Dec. 2001)
10. Raasch, S.E., Reinhardt, S.K.: Applications of thread prioritization in SMT processors. Proc. Workshop on Multithreaded Execution and Compilation (Jan. 1999)
11. El-Mousry, A., Albonesi, D.H.: Front-end policies for improved issue efficiency in SMT processors. Proc. 9th Int'l Symposium on High-Performance Computer Architecture, pp. 31-40 (Feb. 2003)
12. Cazorla, F.J., Ramirez, A., Valero, M., Fernandez, E.: DCache warn: an I-Fetch policy to increase SMT efficiency. Proc. 18th Int'l Parallel & Distributed Processing Symposium (2004)
13. Liu, C., Gaudiot, J-L.: Static partitioning vs dynamic sharing of resources in simultaneous multithreading microarchitectures. Proc. 6th Int'l Workshop on Advanced Parallel Processing Technologies (Oct. 2005)
14. Raasch, S., Reinhardt, S.: The impact of resource partitioning on SMT processors. Proc. 12th Int'l Conference on Parallel Architectures and Compilation Techniques, pp. 15-25 (2003)
15. Cazorla, F.J., Ramirez, A., Valero, M., Fernandez, E.: Dynamically controlled resource allocation in SMT processors. Proc. 37th Int'l Symposium on Micoarchitecture, pp. 171-182 (Dec. 2004)
16. Choi, S., Yeung, D.: Learning-based SMT processor resource distribution via hill-climbing. Proc. 33rd Int'l Symposium on Computer Architecture, pp. 239-251 (2006)
17. Aragón, J., González, J., García, J., González, A.: Confidence estimation for branch prediction reversal. Proc. 8th Int'l Conference on High Performance Computing, pp. 214-223 (Dec. 2001)
18. Burtscher, M., Zorn, B.: Prediction outcome history-based confidence estimation for load value prediction. J. Instruction-Level Parallelism 1 (May 1999)
19. Heil, T., Smith, J.: Selective dual path execution. Univ. of Wisconsin - Madison, Technical Report (Nov. 1996).
20. Luo, K., Franklin, M., Mukherjee, S., Séznec, A.: Boosting SMT performance by speculation control. Proc. 15th Int'l Parallel and Distributed Processing Symposium (2001)
21. Manne, S., Klauser, A., Grunwald, D.: Pipeline gating: speculation control for energy reduction. Proc. 25th Annual Int'l Symposium on Computer Architecture, pp. 132-141, (1998)
22. Wall, D.: Limits of instruction-level parallelism. Proc. 4th Int'l Conf. on Architectural Support for Programming Languages and Operating System, pp.176-189 (1991)
23. Gonçalves, R., Pilla, M., Pizzol, G., Santos, T., Santos, R., Navaux, P.: Evaluating the effects of branch prediction accuracy on the performance of SMT architectures. Euromicro Workshop on Parallel and Distributed Processing, pp. 355-362 (Feb. 2001)
24. Yeh, T., Patt, Y.: Alternative implementations of two-level adaptive branch prediction. Proc. 19th Annual Int'l Symposium on Computer Architecture, pp. 124-134, (May 1992)
25. Knijnenburg, P., Ramirez, A., Latorre, F., Larrriba, J., Valero, M.: Branch classification to control instruction fetch in simultaneous multithreaded architectures. Proc. Int'l Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems, pp. 67-76 (Aug. 2002)
26. Seng, J.S., Tullsen, D.M., Cai, G.Z.N.: Power-sensitive multithreaded architecture. Proc. Int'l Conference on Computer Design, pp. 199-206 (Sep. 2000)
27. Swanson S., McDowell L., Swift M., Eggers S., Levy H. (Aug. 2003). An evaluation of speculative instruction execution on simultaneous multithreaded processors. ACM Trans. Comput. Syst. 21(3): 314-340
28. Hilly, S., Séznec, A.: Branch prediction and simultaneous multithreading. 5th Proc. Int'l Conference on Parallel Architectures and Compilation Techniques, pp. 169-173 (1996)
29. Burger, D., Austin, T.: The SimpleScalar Tool Set, Version 2.0. Univ. of Wisconsin-Madison Computer Science Department Technical Report #1342 (June 1997)
30. Sohi G. (Mar. 1990). Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers. IEEE Trans. Comput. 39(3): 349-359
31. McFarling, S.: Combining branch predictors. WRL Technical Note TN-36 (Jun. 1993)
32. Henning, J.: SPEC CPU2000: measuring CPU performance in the new millennium. IEEE Compu. pp. 28-35 (July 2000)
33. KleinOsowski, A., Lilja, D.: MinneSPEC: A new SPEC benchmark workload for simulation-based computer architecture research. Computer Architecture Letters (June 2002)
34. Sazeides, Y., Juan, T.: How to compare the performance of two SMT microarchitectures. Proc. Int'l Symposium on Performance Analysis of Systems and Software, pp. 180-183 (Nov. 2001)
35. Citron D., Hurani A., Gnadrey A. (Sep. 2006). The harmonic or geometric mean: does it really matter?. Comput. Architect. News 34(4): 18-25