An evaluation of speculative instruction execution on simultaneous multithreaded processors

ACM Transactions on Computer Systems

Volumn 21, Issue 3, 2003, Pages 314-340

  Swanson, Steven ^a,b   McDowell, Luke K ^a,b   Swift, Michael M ^a,b   Eggers, Susan J ^a,b   Levy, Henry M ^a,b  

^a UNIVERSITY OF WASHINGTON   (United States)

^b University of Washington   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FUNCTIONAL UNITS; MULTITHREAD EXECUTION; MULTITHREAD PROCESSORS; PROCESSOR ARCHITECTURES;

COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING; COMPUTER SIMULATION; DECISION MAKING; MATHEMATICAL MODELS; PARALLEL PROCESSING SYSTEMS; PERFORMANCE; SERVERS;

MULTIPROCESSING SYSTEMS;

EID: 2442554106     PISSN: 07342071     EISSN: None     Source Type: Journal    
DOI: 10.1145/859716.859720     Document Type: Article

References (31)

1. AGAHWAL, A., HENNESSY, J., AND HOROWITZ, M. 1988. Cache performance of operating system and multiprogramming workloads. ACM Trans. Comput. Syst. 6, 4 (Nov.), 393-431.
2. BARROSO, L. A., GHARACHORLOO, K., MCNAMARA, R., NOWATZYK, A., QADEER, S., SANO, B., SMITH, S., STETS, R., AND VERGHESE, B. 2000. Piranha: A scalable architecture based on single-chip multiprocessing. In Proceedings of the 27th ACM International Symposium on Computer Architecture. Vancouver, Canada, 282-293.
3. COMPAQ. 1998. SimOS-Alpha. http://www.research.digital.com/wrl/projects/ SimOS/.
4. CVETANOVIC, Z. AND KESSLER, R. E. 2000. Performance analysis of the Alpha 21264-based Compaq ES40 system. In Proceedings of the 27th ACM International Symposium on Computer Architecture. Vancouver, Canada, 192-202.
5. EMER, J. S. 1999. Simultaneous multithreading: Multiplying alpha's performance. In Proceedings of the 1999 International Microprocessor Forum 1999. MicroDesign Resources, San Jose, California.
6. GLOY, N., YOUNG, C., CHEN, J. B., AND SMITH, M. D. 1996. An analysis of dynamic branch prediction schemes on system workloads. In Proceedings of the 23rd ACM International Symposium on Computer Architecture. Philadelphia, Pennsylvania, 12-21.
7. GOLLA, P. N. AND LIN, E. C. 1998. A comparison of the effect of branch prediction on multithreaded and scalar architectures. ACM SIGARCH Comput. Arch. News 26, 4, 3-11.
8. GRUNWALD, D., KLAUSER, A., MANNE, S., AND PLESZKUN, A. 1998. Confidence estimation for speculation control. In Proceedings of the 25th ACM International Symposium on Computer Architecture. Barcelona, Spain, 122-131.
9. GWENNAP, L. 1995. New algorithm improves branch prediction. Microprocessor Reports, 17-21.
10. HILY, S. AND SEZNEC, A. 1996. Branch prediction and simultaneous multithreading. In Proceedings of Parallel Architectures and Compilation Techniques (PACT 96). 196-173.
11. HINTON, G., SAGER, D., UPTON, M., BOGGS, D., CARMEAN, D., KYKER, A., AND ROUSSEL, P. 2001. The microarchitecture of the Pentium 4 processor. Intel Technology Journal 5, 1 (Feb.).
12. HU, Y., NANDA, A., AND YANG, Q. 1999. Measurement, analysis and performance improvement of the Apache web server. In Proceedings of the 18th IEEE International Performance, Computing and Communications Conference (IPCCC'99). Phoenix/Scottsdale, AZ, 261-267.
13. JACOBSON, E., ROTENBERG, E., AND SMITH, J. E. 1996. Assigning confidence to conditional branch predictions. In Proceedings of the 29th IEEE/ACM International Symposium on Microarchitecture. Paris, France, 142-152.
14. KLAUSER, A. AND GRUNWALD, D. 1999. Instruction fetch mechanisms for multipath execution processors. In Proceedings of the 32nd IEEE/ACM International Symposium on Microarchitecture. 38-47.
15. LO, J. L., EGGERS, S. J., EMEH, J. S., LEVY, H. M., STAMM, R. L., AND TULLSEN, D. M. 1997a. Converting thread-level parallelism into instruction-level parallelism via simultaneous multithreading. ACM Trans. Comput. Syst. 15, 3 (Aug.), 322-354.
16. LO, J. L., EGGERS, S. J., LEVY, H. M., PAREKH, S., AND TULLSEN, D. M. 1997b. Tuning compiler optimizations for simultaneous multithreading. In Proceedings of the 30th IEEE I ACM International Symposium on Microarchitecture, Research Triangle Park, North Carolina, 114-124.
17. MANNE, S., KLAUSER, A., AND GRUNWALD, D. 1998. Pipeline gating: Speculation control for energy reduction. In Proceedings of the 25th ACM International Symposium on Computer Architecture. Barcelona Spain, 132-141.
18. MARR, D. T., BINNS, F., HILL, D. L., HINTON, G., KOUFATY, D. A., MILLER, J. A., AND UPTON, M. 2002. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal 6, 1 (Feb.).
19. MCFARLING, S. 1993. Combining branch predictors. Tech. Rep. Technical Note TN-36, Digital Equipment Corporation, Western Research Lab. June.
20. REDSTONE, J. A., EGGERS, S. J., AND LEVY, H. M. 2000. An analysis of operating system behavior on a simultaneous multithreaded architecture. In Proceedings of the Ninth ACM International Conference on Architectural Support for Programming Languages and Operating Systems. Cambridge, Massachusetts, 245-256.
21. REILLY, J. 1995. SPEC describes SPEC95 products and benchmarks. SPEC Newsletter. http://www.specbench.org/.
22. ROSENBLUM, M., HERROD, S. A., WITCHEL, E., AND GUPTA, A. 1995. Complete computer simulation: The SimOS approach 4, 3 (Winter), 34-43.
23. SENG, J. S., TULLSEN, D. M., AND CAI, G. Z. N. 2000. Power-sensitive multithreaded architecture. In Proceedings of the 2000 International Conference on Computer Design. 199-206.
24. SNAVELY, A. AND TULLSEN, D. M. 2000. Symbiotic job scheduling for a simultaneous multithreaded processor. In Proceedings of the Ninth ACM International Conference on Architectural Support for Programming Languages and Operating Systems. Cambridge, Massachusetts, 234-244.
25. SYSTEM PERFORMANCE EVALUATION COOPERATIVE, S. 1996. An explanation of the SPECWeb96 benchmark. http://www.specbench.org/osg/web96/.
26. SYSTEM PERFORMANCE EVALUATION COOPERATIVE, S. 2000. Run and reporting rules for SPEC CPU2000. http://www.specbench.org/osg/cpu2000/.
27. TULLSEN, D. M. 1996. Simulation and modeling of a simultaneous multithreading processor. In 22nd Annual Computer Measurement Group Conference. 819-828.
28. TULLSEN, D. M., EGGERS, S. J., EMER, J. S., LEVY, H. M., Lo, J. L., AND STAMM, R. L. 1996. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proceedings of the 23rd ACM International Symposium on Computer Architecture. 191-202.
29. TULLSEN, D. M., EGGERS, S. J., AND LEVY, H. M. 1995. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the 22nd ACM International Symposium on Computer Architecture. Santa Margherita Ligure, Italy, 392-403.
30. WALL, D. W. 1994. Speculative execution and instruction-level parallelism. Tech. Rep. Technical note TN-42, Digital Equipment Corporation, Western Research Lab. Mar.
31. WALLACE, S., CALDER, B., AND TULLSEN, D. M. 1998. Threaded multiple path execution. In Proceedings of the 25th ACM International Symposium on Computer Architecture. Barcelona Spain, 238-249.