Evaluating the effects of branch prediction accuracy on the performance of SMT architectures

Proceedings - 9th Euromicro Workshop on Parallel and Distributed Processing, PDP 2001

Volumn , Issue , 2001, Pages 355-362

  Goncalves R ^a   Pilla, M ^b   Pizzol, G ^b   Santos, T ^b   Santos, R ^c   Navaux, P ^b  

^a STATE UNIVERSITY OF MARINGÁ   (Brazil)

^b FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^c UNIVERSITY OF SANTA CRUZ DO SUL   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

BRANCH INSTRUCTIONS; BRANCH PREDICTION; BRANCH PREDICTORS; CONDITIONAL BRANCH; PREDICTION ACCURACY; SINGLE-THREADED; SOURCE CODES; SUPERSCALAR ARCHITECTURE;

ARCHITECTURE;

EID: 12444329141     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMPDP.2001.905062     Document Type: Conference Paper

References (29)

1. Ando, H.; et ali., Speculative Execution and Reducing Branch Penalty in a Parallel Issue Machine, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers & Processors, Cambridge, Massachusetts, Oct, 1993.
2. Anderson, D. & Shanley, T., Pentium Processor System Architecture, Second Edition, MindShare, Inc., Addison-Wesley, Massachusetts, February, 1995.
3. Burger, D., Austin, T. M., The SimpleScalar Tool Set, Version 2.0, Technical Report #1342, University of Wisconsin - Madison, June, 1997.
4. Diep, T.A, Nelson, C., Shen, J.P., Performance Evaluation of the PowerPC 620 Microarchitecture, Proceedings of the 22nd Annual International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, June, 1995.
5. Gonçalves, R., Navaux, P., SEMPRE: Superscalar Architecture with Multiple Processes in Execution (in portuguese), X Symposium on Computer Architecture and High Performance Computing, Búzios, Brazil, Sept, 1998.
6. st Symposium on Computer Architecture and High Performance Computing, Natal, Brazil, Sept/Oct, 1999.
7. Gonçalves, R. A. L., Ayguadé, E., Valero, M., Navaux, P. O. A., A Simulator for SMT Architectures: Evaluating Instruction Cache Topologies, XII Symposium on Computer Architecture and High Performance Computing, São Pedro, Brazil, October, 2000.
8. Hily, S., Seznec, A., Standart Memory Hierarchy Does Not Fit Simultaneous Multithreading, MTEAC - Multithreaded Execution, Architecture and Compilation, 1998.
9. th ISCA - International Symposium on Computer Architecture, ACM & IEEE-CS, May, 1992.
10. Johnson, M., Superscalar Microprocessor Design, Prentice Hall Series in Innovative Technology, PTR Prentice Hall, Englewood Cliffs, New Jersey, 1991.
11. Kessler, R. E. The Alpha 21264 microprocessor. IEEE Micro, v.19, n.2, March/April 1999.
12. Lee, D. et alii, Instruction Cache Fetch Policies for Speculative Execution, 22th ISCA, Italy, 1995.
13. Lipasti, M.H.; Shen, J.P., Exceeding the Dataflow Limit via Value Prediction, 29th Micro, Paris, Dec, 1996.
14. th ISCA, 1998.
15. McFarling, Scott. Combining Branch Predictors. Technical Note NT-36. Palo Alto: Digital Western Research Laboratory, 1993.
16. MIPS R10000 Microprocessor User's Manual, Version 1.0, MIPS Technologies, Inc. North Shoreline, Mountain View, California, June, 1995.
17. Pierce, J.; Mudge, T., Wrong-Path Instruction Prefetching, Proceedings of the 29th MICRO, Dec, 1996.
18. Rotenberg, E.; Bennett, S.; Smith, J.E., Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching, MICRO29, Paris, Dec, 1996.
19. Santos, Rafael R.; Navaux, P. O. A., Speculative Fetch Mechanism of Multiple Instruction Streams (in portuguese), IX SBAC-PAD, Campos do Jordão, Oct, Brazil, 1997.
20. Sigmund, U., Ungerer, T., Memory Hierarchy Studies of Multimedia-enhanced Simultaneous Multithreaded Processors for MPEC-2 Video Decompression. Workshop on Multi-Threaded Execution, Architecture and Compilation (MTEAC 00), Toulouse, 8.1.2000
21. Smith, J. E., A Study of Branch Prediction Strategies, Proceedings of the 8th ISCA- International Symposium on Computer Architecture, Minneapolis, May, 1981.
22. Smith, J.E, Sohi, G.S., The Microarchitecture of SuperScalar Processors, Proceedings of the IEEE, 83(12), pp.1609-1624, December, 1995.
23. Tullsen, D. M., et all, Simultaneous Multithreading: Maximizing On-Chip Parallelism, Proceedings of the ISCA'95, Santa Margherita Ligure, Italy, Computer Architetcure News, n.2, v.23, 1995.
24. Tullsen, D.M., et all, Exploiting Choice: Instruction Fetch and Issue on an Implementabela Simultaneous Multithreading Processor, 23rd ISCA - International Symposium on Computer Architecture, Philadelphia, PA, May, 1996.
25. Uht, A. K.; Sindagi, V.; Somanathan, S., Branch Effect Reduction Techniques, IEEE Computer Magazine, v.30, n.5, May, 1997.
26. UltraSPARC User's Manual, UltraSPARC-I/UltraSPARC-II, Revision 2.0, Sun Microsystems, Mountain View, CA, USA, May, 1996.
27. Yamamoto, W. et all, Performance Estimation of Multistreamed, Superscalar Processors, Hawaii International Conference on Systems Sciences, January, 1994.
28. Yeh, T.-Y.; Patt, Y.N., Two-Level Adaptative Training Branch Prediction, Proceedings of the 24th Annual International Symposium on Microarchitecture, New Mexico, Nov, 1991.
29. Young, C.; Gloy, N.; Smith, M. D., A Comparative Analysis of Schemes for Correlated Branch Prediction, Proceedings of the 22th International Symposium on Computer Architecture - ISCA, Santa Margherita Ligure, Italy, 1995.