Exploiting speculative thread-level parallelism on a SMT processor

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1593, Issue , 1999, Pages 754-763

  Marcuello, Pedro ^a   González, Antonio ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH;

EVALUATION RESULTS; INSTRUCTIONS PER CYCLES; MULTIPLE THREADS; PROCESSOR ARCHITECTURES; SEQUENTIAL PROGRAMS; SIMULTANEOUS MULTI-THREADED PROCESSORS; SINGLE-THREADED; THREAD LEVEL PARALLELISM;

PROGRAM PROCESSORS;

EID: 22644451045     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0100636     Document Type: Conference Paper

References (19)

1. H. Akkary and M.A. Driscoll, “A Dynamic Multithreading Processor”, in Proc. 31st. Ann. Int. Symp. on Microarchitecture, 1998
2. P.K. Dubey, K. O'Brien, K.M. O'Brien and C. Barton, “Single-Program Speculative Multithreading (SPSM) Architecture: Compiler-Assisted Fine-Grained Multithreading”, in Proc. Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 109-121, 1995.
3. M. Franklin and G.S. Sohi, “The Expandable Split Window Paradigm for Exploiting Fine Grain Parallelism”, in Proc. oflnt. Symp. on ComputerArchitecture, pp. 58-67, 1992.
4. J. González and A. González, “Speculative Execution via Address Prediction and Data Prefetching”, in Proc of llth. Int. Conf on Supercomputing, 1997.
5. L. Hammond, M. Willey and K. Olukotun, “Data Speculation Support for a Chip Multiprocessor”, in Proc. of lnt. Conf. on Architectural Support for Prog. Lang. and O.S., 1998
6. M.H. Lipasti and J.P. Shen, “Exceeding the Dataflow Limit via Value Prediction”, in Proc. of Int. Symp. on Microarchitecture, pp. 226-237, 1996.
7. E Marcuello and A. González, “Control and Data Dependence Speculation in Multithreaded Processors”, in Proc. of the Workshop on Mulithreaded Execution Architecture and Compilation held in conjuction with HPCA-4, 1998
8. R Marcuello and A. González, “Speculative Multithreaded Processors”, in Proc. of the 12th. Int. Conf. on Supercomputing, pp.77-84, 1998.
9. S. Palacharla, N.R Jouppi and J.E. Smith, “Complexity-Effective Superscalar Processors”, in Proc. of Int. Syrup. on Computer Architecture, pp. 206-218, 1997.
10. E. Rotenberg, S. Bennet and J.E. Smith,” Trace Processors”, in Proc. of the Int. Symp. on Microarchitecture, 1997.
11. E. Rotenberg, Q. Jacobson, Y. Sazeides and J E. Smith, ”Trace Cache:a Low Latency Approach to High Bandwidth Instruction Fetching”, Proc.lnt. Symp. on Microarchitecture, 1996.
12. G.S. Sohi, S.E. Breach and T.N. Vijaykumar, “Multiscalar Processors”, in Proc. of the Int. Symp. on Computer Architecture, pp. 414-425, 1995.
13. J-Y. Tsai and P-C. Yew, “The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and ControI Speculation”, in Proc. Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 35-46, 1996.
14. J. Tubella and A. González,”Control Speculation in Multithreaded Processors through Dynamic Loop Detection”, Proc. of the Int. Symp. on High-Performance Computer Architecture, 1998.
15. D.M. Tullsen, S.J. Eggers and H.M. Levy, “Simultaneous Multithreading: Maximizing On- Chip Parallelism”, in Proc. of the Int. Symp. on Computer Architecture, 1995.
16. A.K. Uht, “Concurrency Extraction via Hardware Methods Executing the Static Instruction Stream”, IEEE Trans. on Computers, vol. 41, July 1992.
17. S. Vajapeyam, T. Mitra, “Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences”, Proc. the Int. Syrup. on Comp. Architecture, 1997.
18. D.W. Wall, “Limits of Instruction-Level Parallelism”, Tech. Report WRL 93/6, Digital Western Research Laboratory, 1993
19. S. Wallace, B. Calder and D. Tullsen, “Threaded Multiple Path Execution”, in Proc. oflnt. Symp. on Computer Architecture, pp. 238-249, 1998