SJ/RESURF LDMOST

IEEE Transactions on Electron Devices

Volumn 51, Issue 7, 2004, Pages 1185-1191

  Nassif Khalil, Sameh G ^a,b   Hou, Li Zhang ^a   Salama, C Andre T ^a  

^a UNIVERSITY OF TORONTO   (Canada)

^b IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC FIELD DISTRIBUTION; MONOLITHIC LATERAL DOUBLE DIFFUSED MOSFET; POWER MOSFET; REDUCED SURFACE FIELD; SUPER JUNCTION;

ELECTRIC BREAKDOWN; ELECTRIC CONDUCTIVITY; EPITAXIAL GROWTH; MONOLITHIC INTEGRATED CIRCUITS; SEMICONDUCTOR DEVICE STRUCTURES; SEMICONDUCTOR JUNCTIONS; SILICON ON INSULATOR TECHNOLOGY;

MOSFET DEVICES;

EID: 4344648932     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2004.829876     Document Type: Article

References (19)

1. X. B. Chen, "Semiconductor power devices with alternating conductivity type high voltage breakdown regions," U.S. Patent 5 216 275, 1993.
2. J. Tihanyi, "Power MOSFET," U.S. Patent 5 438 215, 1995.
3. X. B. Chen, P. A. Mawby, K. Board, and C. A. T. Salama, "Theory of a novel voltage sustaining layer for power devices," J. Microelectron., vol. 29, pp. 1005-1011, 1998.
4. L. Lorenz, G. Deboy, A. Knapp, and M. Marz, "COOL-MOSTM - a new milestone in high voltage power MOS," in Proc. ISPSD, 1999, pp. 3-10.
5. F. Udrea, A. Popescu, and W. I. Milne, "The 3D RESURF double-gate MOSFET: A revolutionary power device concept," Electron. Lett., vol. 34, pp. 808-809, 1998.
6. F. Udrea, A. Popescu, and W. I. Milne, "A new class of lateral power devices for HVICs based on 3D RESURF concept," Proc. BCTM, pp. 187-190, 1998.
7. R. Ng, F. Udrea, and G. A. J. Amaratunga, "An analytical model for the 3D-RESURF effect," Solid State Electron., vol. 44, pp. 1753-1764, 2000.
8. S. G. Nassif-Khalil and C. A. T. Salama, "Super Junction LDMOST Using an Insulator Substrate for Power Integrated Circuits," U.S. Patent 101117, 698, 2002.
9. S. G. Nassif-Khalil and C. A. T. Salama, "Super junction LDMOST on silicon-on-sapphire substrate," IEEE Trans. Electron Devices, vol. 50, pp. 1385-1991, Oct. 2003.
10. S. G. Nassif-Khalil and C. A. T. Salama, "Super junction LDMOST in silicon-on-sapphire technology (SJMOS)," in Proc. ISPSD, 2002, pp. 81-84.
11. S. G. Nassif-Khalil and C. A. T. Salama, "170 V super junction - LDMOST in a 0.5 μm commercial CMOS/SOS technology," in Proc. ISPSD, 2003, pp. 228-231.
12. R. Ng, F. Udrea, K. Sheng, K. Ueno, G. Amaratunga, and M. Nishiura, "Lateral unbalanced super junction (USJ)/3D-RESURF for high breakdown voltage on SOI," in Proc. ISPSD, 2001, pp. 395-398.
13. S. G. Nassif-Khalil and C. A. T. Salama, "Super junction/RESURF LDMOST (SJR-LDMOST) in junction-isolated technology," U.S. Patent application, 2003.
14. A. W. Ludikhuize, "A review of RESURF technology," in Proc. ISPSD, 2000, pp. 11-18.
15. A. G. M. Strollo and E. Napoli, "Optimal on-resistance versus breakdown voltage tradeoff in superjunction power devices: a novel analytical model," IEEE Trans. Electron Devices, pp. 2010-2161, Nov. 2001.
16. P. M. Shenoy, A. Bhalla, and G. M. Dolny, "Analysis of the effect of charge imbalance on the static and dynamic characteristics of the super junction MOSFET," in Proc. ISPSD, 1999, pp. 99-102.
17. A. W. Ludikhuize, J. A. van der Pol, A. Heringa, A. Padiy, E. R. Ooms, P. van Kessel, G. J. J. Hessels, M. J. Swanenberg, B. van Velzen, H. van der Vlist, J. H. H. A. Egbers, and M. Stoutjesdijk, "Extended (180 V) voltage in 0.6 μm thin-layer-SOI A-BCD3 technology on 1 μm BOX for display, automotive & consumer applications," in Proc. ISPSD, 2002, pp. 77-80.
18. A. W. Ludikhuize, "A versatile 700/1200 V IC process for analog and switching applications," IEEE Trans. Electron Devices, vol. 38, pp. 1582-1589, Oct. 1991.
19. B. J. Baliga, Power Semiconductor Devices: PWS Publishing, 1996.