An LDPC decoder chip based on self-routing network for IEEE 802.16e applications

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 3, 2008, Pages 684-694

  Liu, Chih Hao ^b   Yen, Shau Wei ^c   Chen, Chih Lung ^c   Chang, Hsie Chia ^c   Lee, Chen Yi ^a,c   Hsu, Yar Sun ^b   Jou, Shyh Jye ^c  

^a IEEE

^b NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^c NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Decoder architectures; IEEE 802.16; Iterative decoders; LDPC codes; Phase overlapping; Self routing; WiMax

Indexed keywords

ITERATIVE DECODING; MATRIX ALGEBRA; THROUGHPUT;

DECODER ARCHITECTURES; LDPC CODES; PERMUTATION STRUCTURE; PHASE OVERLAPPING; WIMAX;

MICROPROCESSOR CHIPS;

EID: 40149094352     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.916610     Document Type: Article

References (21)

1. R. G. Gallager, Low-Density Parity-Check Codes. Cambridge, MA: MIT Press, 1963.
2. C.-C. Lin, K.-L. Lin, C.-C. Chung, and C.-Y. Lee, "A 3.33 Gb/s (1200, 720) low-density parity check code decoder," in Proc. ESSCIRC, 2005, pp. 211-214.
3. P. Urard, E. Yeo, L. Paumier, P. Georgelin, T. Michel, V. Lebars, E. Lantreibecq, and B. Gupta, "A 135 Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 446-447.
4. X.-Y. Shi, "VLSI designs of LDPC codec for IEEE 802.16e system," Masters thesis, National Taiwan Univ., Taipei, Taiwan, R.O.C., 2006.
5. T. Brack, M. Alles, F. Kienle, and N. When, "A synthesizable IP core for WIMAX 802.16E LDPC code decoding," in Proc. IEEE 17th Int. Symp. Personal, Indoor and Mobile Radio Communications, Sep. 2006, pp. 1-5.
6. M. M. Mansour and N. R. Shanbhag, "High-throughput LDPC decoders," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol. 11, no. 6, pp. 976-996, Dec. 2003.
7. M. M. Mansour and N. R. Shanbhag, "Design methodology for high-throughput memory-efficient programmable decoder cores for architecture-aware low-density parity-check codes," in Proc. IEEE Workshop on Signal Process. Syst (SiPS'03), Seoul, Korea, Aug. 2003, pp. 159-164.
8. M. M. Mansour and N. R. Shanbhag, "A 640-Mb/s 2048-bit programmable LDPC decoder chip," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 634-698, Mar. 2006.
9. Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems Amendment for Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands, IEEE P802.16e-2005, 2005.
10. A. J. Blanksby and C. J. Howland, "A 690 mW 1 Gb/s 1024b rate 1/2 low density parity check code decoder," IEEE J. Solid-State. Circuits, vol. 37, no. 3, pp. 404-412, Mar. 2002.
11. T. Zhang, Z. Wang, and K. K. Parhi, "On finite precision implementation of low density parity check codes decoder," in Proc. IEEE ISCAS, Sydney, Australia, May 2001, vol. 4, pp. 202-205.
12. S. Kim, G. E. Sobelman, and J. Moon, "Parallel VLSI architectures for a class of LDPC codes," in Proc. IEEE ISCAS, Phoenix-Scottsdale, AZ, May 2002, vol. 2, pp. 93-96.
13. H. Chen, "A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder," in Proc. IEEE GLOBECOM, 2003, vol. 1, pp. 113-117.
14. S.-H. Kang and I.-C Park, "Loosely coupled memory-based decoding architecture for low density parity check codes," IEEE Trans. Circuits Syst. I, vol. 53, no. 5, pp. 1045-1056, May 2006.
15. C.-H. Liu, C.-C. Lin, H.-C. Chang, C.-Y. Lee, and Y.-S. Hsu, "Method and apparatus for switching data in communication systems," Taiwan and US patent pending.
16. J. L. Fan, Constrained Coding and Soft Iterative Decoding. Boston: Kluwer Academic, 2001.
17. J. Chen and M. Fossorier, "Near optimum universal belief propagation based decoding of lower-density parity check codes," IEEE Trans. Commun., vol. 50, pp. 406-414, Mar. 2002.
18. D. E. Hocevar, "A reduced complexity decoder architecture via layered decoding of LDPC codes," in Proc. IEEE Workshop on Signal Processing Systems, Austin, TX, Oct. 2004, pp. 107-112.
19. F. Quaglio, F. Vacca, C. Castellano, A. Tarable, and G. Masera, "Interconnection framework for high-throughput, flexible LDPC decoders," in Proc. Design Automation and Test in Europe, Mar. 2006, vol. 2, pp. 6-10.
20. J. Tang, T. Bhatt, V. Sundaramurthy, and K. K. Parhi, "Reconfigurable shuffle network design in LDPC decoders," in Proc. Application-Specific Systems, Architecture and Processors, 2006 (ASAP'06), Steamboat Springs, CO, Sep. 2006, pp. 81-86.
21. "Mobile WiMAX - Part I: A technical overview and performance evaluation," WiMAX Forum, Aug. 2006.