A reduced complexity decoder architecture via layered decoding of LDPC codes

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2004, Pages 107-112

  Hocevar, Dale E ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BELIEF PROPAGATION (BP) ALGORITHMS; LAYERED DECODING; PARITY CHECK MATRICES; SOFT-INPUT SOFT-OUTPUT (SISO);

ALGORITHMS; DATA PROCESSING; FUNCTIONS; ITERATIVE METHODS; MATRIX ALGEBRA; PROBABILITY; SET THEORY; THROUGHPUT;

DECODING;

EID: 17044383428     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. D.J.C. McKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. on Info. Theory, vol. IT-45, pp. 399-431, March 1999.
2. T.J. Richardson, M.A. Shokrollahi and R.L. Urbanke, "Design of Capacity-Approaching Irregular Low-Density Parity-Check Codes," IEEE Trans. on Information Theory, vol.47, no.2, pp. 619-637, Feb. 2001.
3. T. Zhang and K.K. Parhi, "VLSI implementation-oriented (3,k)-regular low-density parity-check codes," IEEE Workshop on Signal Processing Systems, Sept. 2001, pp. 25-36.
4. E. Boutillon, J. Castura and F.R. Kschischang, "Decoder-first code design," Proc.: Int'l Symp. on Turbo Codes & Related Topics, Brest, France, Sept. 2000, pp. 459-462.
5. A.J. Blanksby and C.J. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder," IEEE J. Solid-State Circuits, vol.37, no.3, pp. 404-412, March 2002.
6. G. Al-Rawi and J. Cioffi, "A highly efficient domain-programmable parallel architecture for iterative LDPCC decoding," Proc.: Int'l Conf. on Info. Technology: Coding and Computing (ITCC), Las Vegas, NV, 2001, pp. 569-577.
7. D.E. Hocevar, "LDPC code construction with flexible hardware implementation," IEEE Int'l Conf. on Comm. (ICC), Anchorage, AK, pp. 2708-2712, May 2003.
8. Y. Chen and D. Hocevar, "A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder," IEEE Global Comm. Conf. (Globecom), San Francisco, CA, pp. 113-117, Dec. 2003.
9. D.E. Hocevar, "Efficient encoding for a family of quasi-cyclic LDPC codes," IEEE Global Comm. Conf. (Globecom), San Francisco, CA, pp. 3996-4000, Dec. 2003.
10. H. Behairy and S.-C. Chang, "Parallel concatenated Gallager codes," Electronics Letters, vol.36, no.24, pp. 2025-2026, November 2000.
11. H. Behairy and S.-C. Chang, "Parallel concatenated Gallager codes for CDMA applications," IEEE Global Comm. Conf., (Globecom), 2001, pp. 1002-1006.
12. J. Boutros, O. Pothier and G. Zémor, "Generalized low density (Tanner) codes," IEEE Int'l Conf. on Comm. (ICC), 1999, pp. 441-445.
13. O. Pothier, L. Brunel and J. Boutros, "A low complexity FEC scheme based on the intersection of interleaved block codes," IEEE Vehicular Tech. Conf. (VTC), 1999, pp. 274-278.
14. H. Sankar and K.R. Narayanan, "Memory-efficient sum-product decoding of LDPC codes," IEEE Trans. on Communications, vol. 52, August 2004.
15. J. Li, E. Kurtas, K.R. Narayanan, and C.N. Georghiades, "On the performance of turbo product codes over partial response channels," IEEE Trans. on Magnetics, vol.37, pp. 1932-1934, July 2001.
16. J. Li, K.R. Narayanan, and C.N. Georghiades, "Generalized product accumulate codes: analysis and performance," IEEE Global Comm. Conf. (Globecom), 2001, pp. 975-979.
17. M.M. Mansour and N.R. Shanbhag, "Turbo decoder architectures for low-density parity check codes," IEEE Global Comm. Conf. (Globecom), Nov. 2002, pp. 1383-1388.
18. M.M. Mansour and N.R. Shanbhag, "Memory-efficient turbo decoder architectures for LDPC codes," IEEE Workshop on Signal Processing Systems (SIPS), October 2002, pp. 159-164.
19. J. Zhang and M. Fossorier, "Shuffled Belief Propagation Decoding," Asilomar Conf. on Signals, Sys. and Computers (IEEE), Nov. 2002, pp. 8-15.