Reconfigurable shuffle network design in LDPC decoders

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2006, Pages 81-86

  Jun, Tang ^a   Bhatt, Tejas ^b   Sundaramurthy, Vishwas ^b   Parhi, Keshab K ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

^b NOKIA RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENES NETWORK; CHECK- NODE UNITS (CNU); DECODER ARCHITECTURE; LOG-LIKELIHOOD RATIO (LLR); LOW DENSITY PARITY CHECK (LDPC) CODES;

ALGORITHMS; AUTOMATIC PROGRAMMING; NETWORK ARCHITECTURE; OPTIMIZATION; QUALITY OF SERVICE; WIRELESS TELECOMMUNICATION SYSTEMS;

DECODING;

EID: 34547406193     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2006.60     Document Type: Conference Paper

References (10)

1. LDPC support in IEEE802.16e. IEEE 802.16 Broadband Wireless Access Working Group, IEEE C802.16e-05/066r3, Jan. 2005.
2. Rate=5/6 LDPC coding for OFDMA PHY. IEEE 802.16 Broadband Wireless Access Working Group, IEEE C802.16e-05/126rl, Mar. 2005.
3. V. E. Benes. Mathematical theory of connecting networks and telephone traffic. Academic Press, 1965.
4. T. Bhatt, V. Sundaramurthy, V. J. Stolpman, and D. McCain. Pipelined block-serial decoder architecture for structured LDPC codes. In IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP'06, May 2006.
5. Y. Chen and K. K. Parhi. Overlapped message passing for quasi-cyclic low-density parity check codes. IEEE Trans. Circuits Syst. I, 51(6):1106-1113, June 2005.
6. B. M. Gocal and K. E. Batcher. Bitonic sorting on benes networks. In Proceedings of Tenth Int'l. Parallel Processing Symposium (IPPS '96), pages 749 - 753, Apr. 1996.
7. C. J. Rowland and A. J. Blanksby. A 220 mW l Gb/s 1024-bit rate-1/2 low density parity check code decoder. In IEEE Conference on Custom Integrated Circuits, pages 293-296, 2001.
8. M. M. Mansour and N. R. Shanbhag. High-throughput LDPC decoders. IEEE Trans. VLSI Syst., 11(6):976-996, Dec. 2003.
9. S. Olcer. Decoder architecture for array-code-based LDPC codes. In IEEE Global Telecommunications Conference, GLOBECOM'03, volume 22, pages 2046-2050, Dec. 2003.
10. E. Yeo, P. Pakzad, B. Nikolic, and V. Anantharam. High throughput low-density parity-check decoder architectures. In IEEE Global Telecommunications Conference, 2001. GLOBECOM '01, volume 5, pages 3019-3024, 2001.