A wide-tracking range clock and data recovery circuit

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 2, 2008, Pages 425-438

  Hanumolu, Pavan Kumar ^a,b   Wei, Gu Yeon ^a,c   Moon, Un Ku ^a,b  

^a IEEE

^b OREGON STATE UNIVERSITY   (United States)

^c HARVARD UNIVERSITY   (United States)

Author keywords

Clock and data recovery; Delta sigma; Digital phase interpolation; Phase locked loop (PLL); Spread spectrum clocking

Indexed keywords

CMOS INTEGRATED CIRCUITS; MODULATORS; PHASE SHIFT;

DATA RECOVERY; DIGITAL PHASE INTERPOLATION; SPREAD SPECTRUM CLOCKING;

PHASE LOCKED LOOPS;

EID: 38849113216     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.914290     Document Type: Article

References (27)

1. J. Sonntag and R. Leonowich, "A monolithic CMOS 10 MHz DPLL for burst-mode data retiming," in IEEE ISSCC Dig. Tech. Papers, 1990, pp. 194-195.
2. T. Lee, K. Donnelly, J. Ho, J. Zerbe, M. Johnson, and T. Ishikawa, "A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 Mbyte/s DRAM," IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1491-1496, Dec. 1994.
3. S. Sidiropoulos and M. Horowitz, "A semidigital dual delay-locked loop," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1683-1692, Nov. 1997.
4. S. Sidiropoulos, "High performance inter-chip signalling," Ph.D. dissertation, Stanford Univ., Stanford, CA, 1998.
5. P. Hanumolu, V. Kratyuk, G. Wei, and U. Moon, "A sub-picosecond resolution 0.5-1.5 GHz digital-to-phase converter," in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 92-93.
6. Serial ATA II: Electrical Specifications [Online]. Available: http://www.serialata.org/
7. H. Lee, A. Bansal, Y. Frans, J. Zerbe, S. Sidiropoulos, and M. Horowitz, "Improving CDR performance via estimation," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 1296-1303.
8. K. Chang et al., "Clocking and circuit design for a parallel I/O on a first-generation CELL processor," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 526-527.
9. J. Kim and M. Horowitz, "Adaptive supply serial links with sub-1-V operation and per-pin clock recovery," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1403-1413, Nov. 2002.
10. P. Larsson, "A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1951-1960, Dec. 1999.
11. A. Hajimiri, S. Limotyrakis, and T. Lee, "Jitter and phase noise in ring oscillators," IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 790-804, Jun. 1999.
12. P. Hanumolu, G. Wei, and U. Moon, "A wide tracking range 0.2-4 Gbps clock and data recovery circuit," in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 88-89.
13. R. Schreier and G. Temes, Understanding Delta-Sigma Data Converters. New York: Wiley-IEEE Press, 2005.
14. R. Walker, "Designing bang-bang PLLs for clock and data recovery in serial data transmission systems," in Phase-Locking in High-Performanee Systems: From Devices to Architectures, B. Razavi, Ed. New York: Wiley-IEEE Press, 2003, pp. 34-45.
15. B. Lee, M. Hwang, S. Lee, andD. Jeong, "A 2.5-10-Gb/s CMOS transceiver with alternating edge-sampling phase detection for loop characteristic stabilization," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1821-1829, Nov. 2003.
16. 2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme," IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1482-1490, Dec. 1994.
17. B. Nikolic et al, "Improved sense-amplifier-based flip-flop: Design and measurements," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 876-884, Jun. 2000.
18. J. Alexander, "Clock recovery from random binary signals," Electron. Lett., pp. 541-542, Oct. 1975.
19. J. Craninckx and M. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS," IEEE J. Solid-State. Circuits, vol. 31, no. 7, pp. 890-897, Jul. 1996.
20. M. Perrott, "Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizers," Ph.D. dissertation, Mass. Inst. of Technol., Cambridge, MA, 1997.
21. N. Krishnapura and P. Kinget, "A 5.3-GHz programmable divider for hiper-LAN in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1019-1024, Jul. 2000.
22. S. Williams, H. Thompson, M. Hufford, and E. Naviasky, "An improved CMOS ring oscillator PLL with less than. 4 ps rms accumulated jitter," in Proc. IEEE CICC, 2004, pp. 151-154.
23. J. Brown and J. Sonntag, "Phase Locked Loop With Control Voltage Centering," U.S. Patent 6,826,246, Nov. 30, 2004.
24. P. Hanumolu, M. Brownlee, K. Mayaram, and U. Moon, "Analysis of charge-pump phase-locked loops," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 9, pp. 1665-1674, Sep. 2004.
25. M. Mansuri, D. Liu, and C. Yang, "Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops," IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 138-452, Oct. 2002.
26. A. Ravi, R. Bishop, L. Carley, and K. Soumyanath, "8 GHz, 20 mW, fast locking, fractional-N frequency synthesizer with, optimized 3rd order, 3/5-bit IIR and 3rd order 3-bit-FIR noise shapers in 90 nm CMOS," in Proc. IEEE CICC, 2004, pp. 625-628.
27. P. Raha, "A 0.6-4.2 V low-power configurable PLL architecture for 6 GHz-300 MHz applications in a 90 nm CMOS process," in Symp. VLSI Circuits Dig. Tech. Papers, 2004, pp. 232-235.