A radiation hard bandgap reference circuit in a standard 0.13 μm CMOS technology

IEEE Transactions on Nuclear Science

Volumn 54, Issue 6, 2007, Pages 2727-2733

  Gromov, Vladimir ^b   Annema, Anne Johan ^c   Kluit, Ruud ^b   Visschers, Jan Lammert ^a,b   Timmer, P ^b  

^a IEEE   (Netherlands)

^b NIKHEF   (Netherlands)

^c UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

Bandgap voltage reference; CMOS; DTMOS; Low voltage; Radiation

Indexed keywords

BANDGAP REFERENCE CIRCUIT; BANDGAP VOLTAGE REFERENCE;

CIRCUIT THEORY; CMOS INTEGRATED CIRCUITS; DIODES; MOSFET DEVICES; OXIDES; RADIATION EFFECTS;

ENERGY GAP;

EID: 37249072367     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2007.910170     Document Type: Conference Paper

References (35)

1. L. Maiani, "The future for CERN," Eur. Phys. J. C34, pp. 85-90, 2004.
2. E. Sali and M. Vesterbacka, "Design of a comparator in CMOS SOI," in Proc. IEEE 4th Int. Workshop System-on-Chip for Real-Time Application, 2004, pp. 229-232.
3. C. F. Edwards et al., "A multibit Σ Δ modulator in floating-body SOS/SOI CMOS for extreme radiation environment," IEEE1 J. Solid-State Circuits, vol. 34, no. 7, pp. 937-948, Jul. 1999.
4. G. Anelli et al., "Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: Practical design aspects," IEEE Trans. Nucl. Sci., vol. 46, no. 6, Dec. 1999.
5. D. R. Alexander et al., "Design issues for radiation tolerant microcircuits in space," in Proc. 1996 IEEE NSREC Short Course, 1996, pp. V-1-V-54.
6. M. Alles et al., "Evaluating manufacturability of radiation-hardened SOI substrates," in Proc. IEEE Int. SOI Conf. 2001, pp. 131-132.
7. R. C. Lacoe et al., "Application of hardness-by-design methodology to radiation-tolerant ASIC technologies," IEEE Trans. Nucl. Sci., vol. 47, no. 6, pp. 2334-2341, Dec. 2000.
8. F. Faceio, K. Kloukinas, and A. Marchioro, "Single event effects in static and dynamic registers in a 0.25 μm CMOS technology," IEEE Trans. Nucl., Sci., vol. 46, no. 6, pp. 1434-1439, Dec. 1999.
9. C. Claeys and E. Simoen, Radiation Effects in Advanced Semiconductor Materials and Devices. New York: Springer-Verlag, 2002, pp. 20-24.
10. G. C. Messenger and M. S. Ash, The Effects of Radiation on Electronic Systems. New York: Van Nosteand Reinhold, 1991, pp. 321-326.
11. N. S. Saks et al., "Radiation effects in MOS Capacitors with very thin oxides at 80 °K," IEEE Trans. Nucl. Sci., vol. NS-31, no. 6, pp. 1249-1255, Dec. 1984.
12. T. R. Oldham et al., "An overview of radiation-induced interface traps in MOS structures,"Semicond. Sci. Technol., vol. 4, pp. 986-999, 1989.
13. N. S. Saks et al., "Generation of interface states by ionizing radiation in very thin MOS oxides," IEEE Trans. Nucl Sci., vol. NS-33, no. 6. pp. 1185-1190, Dec. 1986.
14. International Technology Roadmap for Semiconductors 2005.
15. [Online]. Available: http://www.itts.net/Links/2005ITRS/ExecSum2005.pdf
16. G. Anelli, "Design and characterization of radiation tolerant integrated circuits in deep submicron CMOS technologies for the LHC experiments" Ph.D. dissertation, Grenoble Inst. Technol., Grenoble, France. 2000 [Online]. Available: http://www.rd49.web.cern.ch/RD49/RD49Docs/anelli/ these.html
17. M. R. Shaneyfelt et al., "Challenges in hardening technologies using shallow-trench isolation," IEEE Trans. Nucl. Sci., vol. 45, no. 6, pp. 2584-2592, Dec. 1998.
18. C. Brisset et al., "Two-dimensional simulation of total dose effects on NMOSFET with lateral parasitic transistor," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2651-2658, Dec. 1996.
19. R. J. Widlar, "New developments in IC voltage regulators," IEEE J.Solid-State Circuits, vol. SSC-6, no. 1, pp. 2-7, Jan. 1971.
20. K. E. Kuijk, "A precision reference voltage source," IEEE J. Solid-State Circuits, vol. SSC-8, no. 3, pp. 222-226, Jun. 1973.
21. A. Boni, "Op-amps and startup circuits for CMOS bandgap references with near 1-V supply," IEEE J. Solid-State. Circuits, vol. 37, no. 10, pp. 1339-1343, Oct. 2002.
22. J. Doyle et al., "A CMOS subbandgap reference circuit with 1-V power supply voltage," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 252-255, Jan. 2004.
23. J. Yueming and L. Edward, "Design of low-voltage bandgap reference using transimpedance amplifier," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 6, pp. 552-555, Jun. 2000.
24. H. Banba et al., "A CMOS bandgap reference circuit with sub-1-V operation," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 670-674, May 1999.
25. P. Moreira, private communication, "Radiation effects on the "CERN_bandgap" circuit," private communication 2004.
26. P. Moreira, 130 nm Bandgap Design Review. 2005, CERN, private communication.
27. T. R. Oldham et al., "Post-irradiation effects in field-oxide isolation structures," IEEE Trans. Nucl. Sci., vol. 34, no. 6, pp. 1184-1189, Dec. 1987.
28. A. Czerwinski et al., "Gated-diode study of the corner and peripheral leakage cunent in high-energy neutron irradiated silicon P-N junctions," IEEE Trans. Nucl. Sci., vol. 50, no. 3, pp. 278-287, Apr. 2003.
29. A. J. Annema, "Low-power bandgap references featuring DTMOST'S," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 949-955, Jul. 1999.
30. S. M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981.
31. R. Pease, "The design of band-gap reference circuits: Trials and tribulations," in Proc. IEEE 1990 Bipolar Circuits Technology Meeting, 1990, pp. 214-218.
32. F. Assaderaghi, D. Sinitsky, S. Parke, J. Bokor, P. K. Ko, and C. Hu, "A dynamic threshold voltage MOSFET (DTMOST) for ultra-low voltage operation," in Proc. IEDM'94, 1994, pp. 809-812.
33. Y. P. Tsividis, Operation and Modelimg of the MOS Transistor. New York: McGraw-Hill, 1987.
34. T. Smedes, J. Knol, and A. J. Annema, "A simple model for analogue application of dynamic threshold MOSTs," in Proc. 29th Eur. Solid-State. Device Re's. Conf., vol. 1, pp. 484-487.
35. [Online], Available: http://proj-xraymic.web.cern.ch/proj-XrayMIC/