Design and analysis of thin-BOX FD/SOI devices for low-power and stable SRAM in sub-50nm technologies

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2007, Pages 20-25

  Mukhopadhyay, Saibal ^a   Kim, Keunwoo ^a   Chuang, Ching Te ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

FD SOI; Low power; SRAM; Stability

Indexed keywords

LOW-POWER; RANDOM DOPANT FLUCTUATION (RDF);

ENERGY DISSIPATION; STATIC RANDOM ACCESS STORAGE; SYSTEMS ANALYSIS;

SILICON ON INSULATOR TECHNOLOGY;

EID: 36949038165     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1283780.1283786     Document Type: Conference Paper

References (12)

1. J. Hartmann, "Towards a nanoelectronic cosmology", ISSCC, p. 33, Feb. 2007.
2. M. Yamaoka et al., "SRAM circuit with extended operating margin and reduced standby leakage current using thin-BOX FD-SOI transistors", ASSCC, p. 109, Nov. 2005.
3. H.-S. P. Wong, et. al, "Device Design Considerations for Double-Gate, Ground-Plane, and Single-Gated Ultra-Thin SOI MOSFET's at the 25 nm Channel Length Generation," IEDM, p. 407, Dec. 1998.
4. D. Frank et al., "Monte carlo modeling of threshold variation due to dopant fluctuations", Symp. VLSI Tech., p. 169, June 1999.
5. A. Asenov et al., "Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFET's", IEEE TED, p. 1837, Sep. 2003.
6. S. Mukhopadhyay et al., "Optimal ultra-thin body FD/SOI device structure using thin-BOX for sub-50nm SRAM design", IEEE EDL, p. 284, Apr. 2006.
7. W. Liqiong, et. al, Double gate dynamic threshold voltage (DGDT) SOI MOSFETs for lowpower high performance designs", IEEE SOI conference, 1997
8. I. Yang, et. al, "Back Gated CMOS on SOIAS for Dynamic Threshold Control," IEDM, p. 877, Dec. 1995.
9. Y. Taur et al., "25nm CMOS design considerations", IEDM, p. 789, Dec. 1998.
10. E. M. Buturla et al., "Finite-element analysis of semiconductor devices: the Fielday program", IBM J. Res. Dev., p. 142, Jan. 2000.
11. P. C. Yeh, et. al, "Physical subthreshold MOSFET modeling applied to viable design of deep-submicrometer Fully Depleted SOl low voltage CMOS technology", IEEE T-ED, p. 2505, Dec. 1998.
12. A. Chandrakasan, W. Bowhill, and F. Fox, Design of High- Performance Microprocessor Circuits, Wiley-IEEE Press, 2000.