Delay and power management of voltage-scaled repeater driven long interconnects

International Journal of Modelling and Simulation

Volumn 27, Issue 4, 2007, Pages 333-339

  Chandel, R ^a   Sarkar, S ^b   Agarwal, R P ^b  

^a NATIONAL INSTITUTE OF TECHNOLOGY   (India)

^b INDIAN INSTITUTE OF TECHNOLOGY ROORKEE   (India)

Author keywords

Delay; Interconnects; Power dissipation; VLSI; Voltage scaled repeaters

Indexed keywords

COMPUTER SIMULATION; ENERGY DISSIPATION; OPTIMIZATION; SPICE;

OPTIMUM NUMBER; POWER MANAGEMENT; REPEATER SIZE; VOLTAGE-SCALED REPEATER DRIVEN LONG INTERCONNECTS;

VLSI CIRCUITS;

EID: 36949020587     PISSN: 02286203     EISSN: None     Source Type: Journal    
DOI: 10.1080/02286203.2007.11442434     Document Type: Article

References (27)

1. S.M. Kang & Y. Leblebici, CMOS digital integrated circuits -analysis and design (New Delhi, India: TMH, 2003).
2. [2[ H.B. Bakoglu & J.D. Meindl, Optimal interconnection circuits for VLSI, IEEE Transactions on Electron Devices, ED-32(5), 1985, 903-909.
3. H.B. Bakoglu, Circuits, interconnections and packaging for VLSI, VLSI Systems Series (Reading, MA: Addison Wesley, 1990).
4. [4[ Y.I. Ismail & E.G. Friedman, Effects of inductance on the propagation delay and repeater insertion in VLSI circuits, IEEE Transactions on VLSI Systems, 8(2), 2000, 195-206.
5. K. Banerjee & A. Mehrotra, Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling, Proc. Symp. on VLSI Circuits Digest of Technical Papers, 2001, 18-1, 195-198.
6. ITRS 2001 to 2003. Website: http://public.itrs.net
7. C.Y. Wu & M.C. Shiau, Delay models and speed improvement techniques for RC tree interconnections among small-geometry CMOS inverters, IEEE Journal of Solid State Circuits, 25(5), 1990, 1247-1256.
8. S. Dhar & M.A. Franklin, Optimum buffer circuits for driving long uniform lines, IEEE Journal of Solid State Circuits, 26(1), 1991, 32-40.
9. M. Nekili, Y. Savaria, & G. Bios, A variable-size parallel regenerator for long integrated interconnections, Proc. 37th Midwest Symp. on Circuits and Systems, 1, 1994, 50-53.
10. V. Adler & E.G. Friedman, Repeater design to reduce delay and power in resistive interconnects, IEEE Transactions on Circuits and Systems. II: Analog and Digital Signal Processing, 45(5), 1998, 607-616.
11. R. Chandel, S. Sarkar, & R.P. Agarwal, Repeater insertion in global interconnects in VLSI circuits, Microelectronics International, 22(1), 2005, 43-50.
12. K. Banerjee, S.J. Souri, P. Kapur, & K.C. Saraswat, 3D ICs: A novel chip design for improving deep submicrometer interconnect performance and system-on-chip integration, Proceedings of IEEE, 89, 2001, 602-633.
13. K. Banerjee & A. Mehrotra, A power-optimal repeater insertion methodology for global interconnects in nanometer designs, IEEE Transactions on Electron Devices, 49(11), 2002, 2001-2007.
14. V.V. Deodhar & J.A. Davis, Optimization of throughput performance for low-power VLSI interconnects, IEEE Transactions on VLSI Systems, 13(3), 2005, 308-318.
15. A.P. Chandrakasan & R.W. Brodersen, Sources of power consumption in low power digital CMOS design (Norwell, MA: Kluwer, 1995).
16. K.T. Tang & E.G. Friedman, Lumped verses distributed RC and RLC interconnect impedances, Proc. 43rd IEEE Midwest Symp. on Circuits and Systems, 2000, 136-139.
17. B. Kleveland, X. Qi, L. Madden, T. Furusawa et al., High-frequency characterization of on-chip digital interconnects, IEEE Journal of Solid State Circuits, 37(6), 2002, 716-725.
18. S.P. Sim, S. Krishnan, D.M. Petranovic, N.D. Arora et al., A unified RLC model for high speed on-chip interconnects, IEEE Transactions on Electron Devices, 50(6), 2003, 1501-1510.
19. Y.I. Ismail, E.G. Friedman, & J-L. Neves, Exploiting the on-chip inductance in high-speed clock distribution networks, IEEE Transactions on VLSI Systems, 9(6), 2001, 963-973.
20. S. Zaage & E. Groteliischen, Characterization of the broadband transmission behavior of interconnections on silicon substrates, IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 16(7), 1993, 686-691.
21. J. Zheng, Y.-C. Hahm, A. Weisshaar, & V.K. Tripathi, CAD-oriented equivalent circuit modeling of on-chip interconnects for RF integrated circuits in CMOS technology, IEEE Microwave Sym. Digest, MTT-S, 1, 1999, 35-38.
22. H. Ymeri, B. Nauwelaers, & K. Maex, On the frequency-dependent line capacitance and conductance of on-chip interconnects on lossy silicon substrate, Microelectronics International, 19(1), 2002, 11-18.
23. MOSIS Service for HSPICE models. Website: http://www. mosis.org
24. Berkeley Service. Website: http://www-device.eecs.berkeley.edu/~ptm
25. Y. Cao, T. Sata, M. Orshansky, D. Sylvester et al., New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation, Proc. IEEE Conf. on Custom Integrated Circuits, 2000, 201-204.
26. N. Delorme, M. Belleville, & J. Chilo, Inductance and capacitance analytic formulas for VLSI interconnects, Electronics Letters, 32(11), 1996, 996-997.
27. M.A. El-Moursy & E.G. Friedman, Power characteristics of inductive interconnect, IEEE Transactions on VLSI Systems, 12(12), 2004, 1295-1306.