-
2
-
-
23744433409
-
Fully silicided metal gates for high-performance CMOS technology: A review
-
W. P. Maszara, "Fully silicided metal gates for high-performance CMOS technology: A review," J. Electrochem. Soc., vol. 152, no. 7, pp. G550-G555, 2005.
-
(2005)
J. Electrochem. Soc
, vol.152
, Issue.7
-
-
Maszara, W.P.1
-
3
-
-
0347131291
-
2 n- and p-MOSFETs
-
Dec
-
2 n- and p-MOSFETs," IEEE Electron Device Lett., vol. 24, no. 12, pp. 739-741, Dec. 2003.
-
(2003)
IEEE Electron Device Lett
, vol.24
, Issue.12
, pp. 739-741
-
-
Yu, D.S.1
Wu, C.H.2
Huang, C.H.3
Chin, A.4
Chen, W.J.5
Zhu, C.X.6
Li, M.F.7
Kwong, D.-L.8
-
4
-
-
12344313329
-
Threshold voltage control in NiSi-gated MOSFETs through SIIS
-
Jan
-
J. Kedzierski, D. Boyd, C. Cabral, Jr., P. Ronsheim, S. Zafar, P. M. Kozlowski, J. A. Ott, and M. Ieong, "Threshold voltage control in NiSi-gated MOSFETs through SIIS," IEEE Trans. Electron Devices, vol. 52, no. 1, pp. 39-46, Jan. 2005.
-
(2005)
IEEE Trans. Electron Devices
, vol.52
, Issue.1
, pp. 39-46
-
-
Kedzierski, J.1
Boyd, D.2
Cabral Jr., C.3
Ronsheim, P.4
Zafar, S.5
Kozlowski, P.M.6
Ott, J.A.7
Ieong, M.8
-
5
-
-
28044454327
-
Ni fully silicided gates for 45 nm CMOS applications
-
Dec
-
J. A. Kittl, A. Lauwers, M. A. Pawlak, M. J. H. van Dal, A. Veloso, K. G. Anil, G. Pourtois, C. Demeurisse, T. Schram, B. Brijs, M. de Potter, C. Vrancken, and K. Maex, "Ni fully silicided gates for 45 nm CMOS applications," Microelectron. Eng., vol. 82, no. 3/4, pp. 441-448, Dec. 2005.
-
(2005)
Microelectron. Eng
, vol.82
, Issue.3-4
, pp. 441-448
-
-
Kittl, J.A.1
Lauwers, A.2
Pawlak, M.A.3
van Dal, M.J.H.4
Veloso, A.5
Anil, K.G.6
Pourtois, G.7
Demeurisse, C.8
Schram, T.9
Brijs, B.10
de Potter, M.11
Vrancken, C.12
Maex, K.13
-
6
-
-
33846018946
-
Impacts of dopant segregation on the performance and interface-state density of the MOSFET with FUSI NiSi gate
-
Jan
-
J. Liu and D. L. Kwong, "Impacts of dopant segregation on the performance and interface-state density of the MOSFET with FUSI NiSi gate," IEEE Electron Device Lett., vol. 28, no. 1, pp. 11-13, Jan. 2007.
-
(2007)
IEEE Electron Device Lett
, vol.28
, Issue.1
, pp. 11-13
-
-
Liu, J.1
Kwong, D.L.2
-
7
-
-
23244444119
-
I Si metal gate electrode for p-MOSFETs
-
I Si metal gate electrode for p-MOSFETs, " Electrochem. Solid-State Lett., vol. 8, no. 7, pp. G156-G159, 2005.
-
(2005)
Electrochem. Solid-State Lett
, vol.8
, Issue.7
-
-
Lee, R.T.P.1
Liew, S.L.2
Wang, W.D.3
Chua, E.K.C.4
Chow, S.Y.5
Lai, M.Y.6
Chi, D.Z.7
-
8
-
-
21644466972
-
Dual workfunction Ni-Silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45 nm-node LSTP and LOP devices
-
K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe, T. Tatsumi, and Y. Mochizuki, "Dual workfunction Ni-Silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45 nm-node LSTP and LOP devices," in IEDM Tech. Dig., 2004, pp. 91-94.
-
(2004)
IEDM Tech. Dig
, pp. 91-94
-
-
Takahashi, K.1
Manabe, K.2
Ikarashi, T.3
Ikarashi, N.4
Hase, T.5
Yoshihara, T.6
Watanabe, H.7
Tatsumi, T.8
Mochizuki, Y.9
-
9
-
-
33846440636
-
12) on HfSiON
-
Dec
-
12) on HfSiON," IEEE Electron Device Lett., vol. 27, no. 12, pp. 966-968, Dec. 2006.
-
(2006)
IEEE Electron Device Lett
, vol.27
, Issue.12
, pp. 966-968
-
-
Kittl, J.A.1
Lauwers, A.2
Veloso, A.3
Hoffmann, T.4
Kubicek, S.5
Niwa, M.6
van Dal, M.J.H.7
Pawlak, M.A.8
Brus, S.9
Demeurisse, C.10
Vrancken, C.11
Absil, P.12
Biesemans, S.13
-
10
-
-
33845380543
-
-
H. P. Yu, K. L. Pey, W. K. Choi, D. A. Antorniadis, E. A. Fitzgerald, and D. Z. Chi, Work function tuning of n-channel metal-oxide field-effect transistors using interfacial yttrium layer in fully silicided nickel gate, Appl. Phys. Lett., 89, no. 23, pp. 233 520-1-233 520-3, Dec. 2006.
-
H. P. Yu, K. L. Pey, W. K. Choi, D. A. Antorniadis, E. A. Fitzgerald, and D. Z. Chi, "Work function tuning of n-channel metal-oxide field-effect transistors using interfacial yttrium layer in fully silicided nickel gate," Appl. Phys. Lett., vol. 89, no. 23, pp. 233 520-1-233 520-3, Dec. 2006.
-
-
-
-
11
-
-
4344623534
-
Metal gate technology for nanoscale transistors - Material selection and process integration issues
-
Sep
-
Y. C. Yeo, "Metal gate technology for nanoscale transistors - Material selection and process integration issues," Thin Solid Films, vol. 462/463, pp. 34-41, Sep. 2004.
-
(2004)
Thin Solid Films
, vol.462-463
, pp. 34-41
-
-
Yeo, Y.C.1
-
12
-
-
33748614600
-
Advanced high-κ dielectric stacks with polySi and metal gates: Recent progress and current challenges
-
Jul
-
E. P. Gusev, V. Narayanan, and M. M. Frank, "Advanced high-κ dielectric stacks with polySi and metal gates: Recent progress and current challenges," IBM J. Res. Develop., vol. 50, no. 4/5, pp. 387-410, Jul. 2006.
-
(2006)
IBM J. Res. Develop
, vol.50
, Issue.4-5
, pp. 387-410
-
-
Gusev, E.P.1
Narayanan, V.2
Frank, M.M.3
-
13
-
-
0035894001
-
Physical and electrical characterization of hafnium oxide and hafnium silicate sputtered films
-
Dec
-
A. Callegari, E. Cartier, M. Gribelyuk, H. F. Okorn-Schmidt, and T. Zabel, "Physical and electrical characterization of hafnium oxide and hafnium silicate sputtered films," J. Appl. Phys., vol. 90, no. 12, pp. 6466-6475, Dec. 2001.
-
(2001)
J. Appl. Phys
, vol.90
, Issue.12
, pp. 6466-6475
-
-
Callegari, A.1
Cartier, E.2
Gribelyuk, M.3
Okorn-Schmidt, H.F.4
Zabel, T.5
-
14
-
-
0000019304
-
Yttrium silicate formation on silicon: Effect of silicon preoxidation and intridation on interface reaction kinetics
-
Oct
-
J. J. Chambers and G. N. Parsons, "Yttrium silicate formation on silicon: Effect of silicon preoxidation and intridation on interface reaction kinetics," Appl. Phys. Lett., vol. 77, no. 15, pp. 2385-2387, Oct. 2000.
-
(2000)
Appl. Phys. Lett
, vol.77
, Issue.15
, pp. 2385-2387
-
-
Chambers, J.J.1
Parsons, G.N.2
-
15
-
-
0002769664
-
Theory of the work functions of monovalent metals
-
Jul
-
E. Wigner and J. Bardeen, "Theory of the work functions of monovalent metals," Phys. Rev., vol. 48, no. 1, pp. 84-87, Jul. 1935.
-
(1935)
Phys. Rev
, vol.48
, Issue.1
, pp. 84-87
-
-
Wigner, E.1
Bardeen, J.2
-
16
-
-
33646701631
-
-
J. Liu and D. L. Kwong, Investigation of work function adjustments by electric dipole formation at the gate/oxide interface in preimplanted NiSi fully silicided metal gates, Appl. Phys. Lett., 88, no. 19, pp. 192 111-1-192 111-3, May 2006.
-
J. Liu and D. L. Kwong, "Investigation of work function adjustments by electric dipole formation at the gate/oxide interface in preimplanted NiSi fully silicided metal gates," Appl. Phys. Lett., vol. 88, no. 19, pp. 192 111-1-192 111-3, May 2006.
-
-
-
-
17
-
-
0019553003
-
Diffusion marker experiments with rare-earth silicides and germanides: Relative mobilities of the two atom species
-
Apr
-
J. E. E. Baglin, F. M. d'Heurle, and C. S. Petersson, "Diffusion marker experiments with rare-earth silicides and germanides: Relative mobilities of the two atom species," J. Appl. Phys., vol. 52, no. 4, pp. 2841-2846, Apr. 1981.
-
(1981)
J. Appl. Phys
, vol.52
, Issue.4
, pp. 2841-2846
-
-
Baglin, J.E.E.1
d'Heurle, F.M.2
Petersson, C.S.3
-
18
-
-
2442507891
-
Fermi pinning-induced thermal instability of metal-gate work function
-
May
-
H. Y. Yu, C. Ren, Y. C. Yeo, J. F. Kang, X. P. Wang, H. H. H. Ma, M. F. Li, D. S. H. Chan, and D. L. Kwong, "Fermi pinning-induced thermal instability of metal-gate work function," IEEE Electron Device Lett. vol. 25, no. 5, pp. 337-339, May 2004.
-
(2004)
IEEE Electron Device Lett
, vol.25
, Issue.5
, pp. 337-339
-
-
Yu, H.Y.1
Ren, C.2
Yeo, Y.C.3
Kang, J.F.4
Wang, X.P.5
Ma, H.H.H.6
Li, M.F.7
Chan, D.S.H.8
Kwong, D.L.9
|