On modeling and analyzing cache hierarchies using CASPER

Proceedings - IEEE Computer Society's Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, MASCOTS

Volumn 2003-January, Issue , 2003, Pages 182-187

  Iyer, R ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Access protocols; Analytical models; Broadcasting; Coherence; Filters; Performance analysis; Performance evaluation; Prefetching; Web server; Workstations

Indexed keywords

ANALYTICAL MODELS; BROADCASTING; COHERENT LIGHT; COMPUTER WORKSTATIONS; FILTERS (FOR FLUIDS); INTERNET PROTOCOLS;

ACCESS PROTOCOLS; PERFORMANCE ANALYSIS; PERFORMANCE EVALUATION; PREFETCHING; WEB SERVERS;

NETWORK ARCHITECTURE;

EID: 84947914499     PISSN: 15267539     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MASCOT.2003.1240655     Document Type: Conference Paper

References (12)

1. R. Iyer, "Performance Implications of Chipset Caches in Web Servers," International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar 2003.
2. th Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), 2002.
3. B. Abali, et al., "Performance of Hardware Compressed Main Memory," Proceedings of HPCA-7, Monterrey, Jan 2001.
4. J. Edler and M. Hill, "Dinero-IV Trace-Driven Uniprocessor Cache Simulator", http://www.cs.wisc.edu/~markhill/DineroIV/.
5. J. Seward, "CacheProf," http://www.cacheprof.org/, 2002.
6. ImageLab, "PRIMA Trace-Driven Cache Simulator Module," http://www.dsi.unimo.it/staff/st36/imagelab/prima.html, 2002.
7. R. Iyer, "Exploring the Cache Design Space for Web Servers" Int'l Parallel & Distributed Processing Symposium, May 2001.
8. "SPECweb99 Design Document," http://www.specbench.org/osg/web99/docs/whitepaper.html.
9. M. Michael and A.K. Nanda, "Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors", Proceedings of the 5th International Symposium on High Performance Computer Architecture, (HPCA-5), Jan. 1999.
10. P. Stenstrom., et al. "An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing," 20th International Symposium on Computer Architecture (ISCA'93), May 1993.
11. M. Kadiyala and L.N. Bhuyan, "A Dynamic Cache Sub-Block Design to Reduce False Sharing," International Conference on Computer Design (ICCD), 1995.
12. U. Vallamsetty, et al., "Improving Cache Performance of Network Intensive Workloads," Proceedings of the International Conference on Parallel Processing, 2001.