Finite state machine-based DRAM power management with early resynchronisation

IET Computers and Digital Techniques

Volumn 1, Issue 4, 2007, Pages 434-442

  Park, J H ^a   Chu, Y ^b  

^a STATE UNIVERSITY OF NEW YORK   (United States)

^b MISSISSIPPI STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; FINITE AUTOMATA; MULTIPROGRAMMING; SCHEDULING; SYNCHRONIZATION;

BEST POWER MODE; CONTEXT SWITCHING; RESYNCHRONIZATION; TIME-SHARING;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 35148871623     PISSN: 17518601     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-cdt:20060113     Document Type: Article

References (40)

1. Lefurgy, C., Rajamani, K., Rawson, F., Felter, W., Kistler, M., and Keller, T.W.: et al. ' Energy management for commercial servers ', IEEE Comput., 2003, 36, (12), p. 39-48
2. Li, X., Li, Z., David, F., Zhou, P., Zhou, Y., Adve, S., and Kumar, S.: et al. ' Performance directed energy management for main memory and disks ', Proc. 13th Int. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS'04), Boston, MA, USA, October, 2004
3. Diodato, P.W.: ' Embedded DRAM: more than just a memory ', IEEE Comput. Mag., July, 2000, p. 118-126
4. Iyer, S.S., and Kalter, H.L.: ' Embedded DRAM technology ', (IEEE Spectrum, 1999, April)
5. Puttaswamy, K., Choi, K.-W., Park, J.C., Mooney, V.J., Chatterjee, A., and Ellervee, P.: et al. ' System level power-performance trade-offs in embedded systems voltage and frequency scaling of off-chip buses and memory ', Proc. IEEE/ACM Int. Symposium on System Synthesis (ISSS'2002), Tokyo, Japan, October, 2002, p. 225-230
6. Shiue, W.-T., Udayanarayanan, S., and Chakrabarti, C.: et al. ' Data memory design and exploration for low-power embedded systems ', ACM Trans. Des. Autom. Electron. Syst., 2001, 6, (4), p. 553-568 1084-4309
7. Chang, Y.-J., and Lai, F.: ' Dynamix zero-sensitivity scheme for low-power cache memories ', IEEE Micro, 2005, 25, (4), p. 20-32 0272-1732
8. Chang, Y.-J., Ruan, S.-J., and Lai, F.: ' Design and analysis of low-power cache using two-level filter scheme ', IEEE Trans. VLSI Syst., 2003, 11, p. 568-580 1063-8210
9. Inoue, K., Moshnyaga, A.G., and Murakami, K.: ' Trends in high-performance, low-power cache memory architectures ', IEICE Trans. Electron., 2002, E85-C, (2), p. 304-314 0916-8524
10. Irwin, M.J., and Narayanan, V.: ' Low power design: from soup to nuts ', Int. Symp. on Computer Architecture (ISCA'2000), Tutorial, 2000
11. Meng, Y., Sherwood, T., and Kastner, R.: ' Exploring the limits of leakage power reduction in caches ', ACM Trans. Archit. Code Optim., 2005, 2, p. 221-246
12. Shiue, W.-T., and Chakrabarti, C.: ' Memory exploration for low power, embedded systems ', Proc. 36th Design and Automation Conf. (DAC'99), New Orleans, LA, USA, June, 1999, p. 250-253
13. Zhang, C., Vahid, F., Yang, J., and Najjar, W.: ' A way-halting cache for low-energy high-performance systems ', ACM Trans. Archit. Code Optim, 2005, 2, p. 34-54
14. Zhu, Y., and Mueller, F.: ' Preemption handling and scalability of feedback DVS-EDF ', Proc. Workshop on Compilers and Operating Systems for Low Power (COLP'02), September, 2002
15. Benini, L., Macii, A., Macii, E., and Poncino, M.: ' Synthesis of application-specific memories for power optimization in embedded systems ', Proc. 37th Design Automation Conf. (DAC'2000), Los Angeles, CA, USA, June, 2000, p. 300-303
16. Benini, L., Macii, A., and Poncino, M.: ' A recursive algorithm for low-power memory partitioning ', Proc. 2000 Int. Symposium on Low Power Electronics and Design (ISLPED'00), July, 2000, Rapallo, p. 78-83
17. Cao, Y., Tomiyama, H., Okuma, T., and Yasuura, H.: ' Data memory design considering effective bitwidth for low-energy embedded systems ', Proc. IEEE/ACM Int. Symposium on System Synthesis (ISSS'2002), Tokyo, Japan, October, 2002, p. 201-206
18. Cheng, W.-C., and Pedram, M.: ' Power-optimal encoding for a DRAM address bus ', IEEE Trans. VLSI Syst., 2002, 10, (2), p. 109-118 1063-8210
19. Delaluz, V., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A., and Irwin, M.J.: ' DRAM energy management using software and hardware directed power mode control ', Proc. Int. Symp. on High Performance Computer Architecture (HPCA-7), Monterrey, Mexico, January, 2001, p. 159-169
20. Delaluz, V., Sivasubramaniam, A., Kandemir, M., Vijaykrishnan, N., and Irwin, M.J.: ' Scheduler-based DRAM energy management ', Proc. 39th Design Automation Conf. (DAC'2002), New Orleans, LA, USA, June, 2002, p. 697-702
21. Fan, X., Ellis, C., and Lebeck, A.R.: ' Memory controller policies for DRAM power management ', Proc. 2001 Int. Symposium on Low Power Electronics and Design (ISLPED'01), Huntington Beach, CA, USA, August, 2001, p. 129-134
22. Fan, X., Ellis, C., and Lebeck, A.R.: ' Modeling of DRAM power control policies using deterministic and stochastic petri nets ', Proc. Workshop on Power-Aware Computer Systems, February, 2002
23. Lebeck, R., Fan, X., Zeng, H., and Ellis, C.: ' Power aware page allocation ', Proc. 9th Int. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS'00), Cambridge, MA, USA, November, 2000, p. 105-116
24. Tadonki, C., and Rolim, J.: ' An analytical model for energy minimization ', Proc. 3rd Int. Workshop on Experimental and Efficient Algorithms, May, 2004, Lecture Notes in Computer Science, 3059/2004, p. 559-569
25. Udayakumaran, S., Narahari, B., and Simha, R.: ' Application-specific memory partitioning for low power consumption ', Proc. Workshop on Compiler and Operating Systems for Low Power (COLP'02), September, 2002
26. Rambus Inc.: http://www.rambus.com,accessed 2006
27. Dalton, B., and Ellis, C.S.: ' Sensing user intention and context for energy management ', Proc. 9th Workshop on Hot Topics in Operating Systems, May, 2003
28. Jha, N.K.: ' Low power system scheduling and synthesis ', Proc. 2001 Int. Conf. on Computer-Aided Design (ICCAD'01), San Jose, CA, USA, November, 2001, p. 344-352
29. Lu, Y.-H., Benini, L., and Micheli, G.D.: ' Operating-system directed power reduction ', Proc. Int. Symp. on Low Power Electronics and Design (ISLPED'00), Rapallo, Italy, July, 2000, p. 37-42
30. Lu, Y.-H., Benini, L., and Micheli, G.D.: ' Power-aware operating systems for interactive systems ', IEEE Trans. VLSI Syst., 2002, 10, (2), p. 119-134 1063-8210
31. Lu, Y.-H., and Micheli, G.D.: ' Comparing system-level power management policies ', IEEE Des. Test Comput., March-April, 2001, p. 10-19 0740-7475
32. Nathuji, R., Seshasayee, B., and Schwan, K.: ' Combining compiler and operating system support for energy efficient I/O on embedded platforms ', Proc. 2005 Workshop on Software and Compilers for Embedded Systems, 2005, p. 80-90
33. Okuma, T., Ishihara, T., and Yasuura, H.: ' Software energy reduction techniques for variable-voltage processors ', IEEE Des. Test Comput., March-April, 2001, p. 31-41 0740-7475
34. Yuan, W., and Nahrstedt, K.: ' Energy-efficient soft real-time CPU scheduling for mobile multimedia systems ', Proc. 19th ACM Symp. on Operating Systems Principles (SOSP'03), Bolton Landing, NY, USA, October, 2003, p. 149-163
35. Zeng, H., Ellis, C.S., Lebeck, A.R., and Vahdat, A.: et al. ' Currentcy: a unifying abstraction for expressing energy management policies ', Proc. Usenix Annual Technical Conf., 2003, p. 43-56
36. Zhu, Q., Shankar, A., and Zhou, Y.: ' PB-LRU: a self-tuning power aware storage cache replacement algorithm for conserving disk energy ', Proc. 18th Annual Int. Conf. on Supercomputing (ICS'04), Malo, France, June, 2004, p. 79-88
37. Gries, M.: ' The impact of recent DRAM architectures on embedded systems performance ', Proc. 26th EUROMICRO Conf. (EUROMICRO'00), Maastricht, the Netherlands, September, 2000, p. 282-289
38. Rambus Inc.: Rambus: Desktop Performance for Mobile PCs, http://www.rambus.com/assets/documents/products/DesktopWP_r2-4.pdf, accessed February, 2007
39. Jacob Vinodh, B., Davis, B., and Mudge, T.: ' High performance DRAMs in workstation environments ', IEEE Trans. Comput., 2001, 50, (11), p. 1133-1153 0018-9340
40. Fan, X., Ellis, C., and Lebeck, A.R.: ' The synergy between power-aware memory systems and processor voltage scaling ', Proc. Workshop on Power-Aware Computer Systems, December, 2003