High-performance DRAMs in workstation environments

IEEE Transactions on Computers

Volumn 50, Issue 11, 2001, Pages 1133-1153

  Cuppu, V ^a   Jacob, B ^a   Davis, B ^a   Mudge, T ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

DDR DRAM; DDR2 DRAM; Direct Rambus DRAM; DRAM architectures; DRAM performance; DRAM systems; PC100 SDRAM; System modeling

Indexed keywords

BANDWIDTH; CACHE MEMORY; COMPUTER SIMULATION; COMPUTER WORKSTATIONS; DATA TRANSFER; MICROPROCESSOR CHIPS;

SYSTEM MODELING;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 0035511096     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.966491     Document Type: Article

References (40)

1. Memory system characterization of commercial workloads
2. Performance characterization of the pentium pro processor
3. Evaluation of existing architectures in IRAM systems
4. Memory bandwidth limitations of future microprocessors
5. Direct Rambus technology: The new main memory standard
6. Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance?
7. A performance comparison of contemporary DRAM architectures
8. Performance characterization of the alpha 21164 microprocessor using TP and SPEC workloads
9. DDR2 and low latency variants
10. The use of static column RAM as a memory hierarchy
11. Performance of cached DRAM organizations in vector supercomputers
12. Performance characterization of a quad pentium pro SMP using OLTP workloads
13. Scalable processors in the billion-transistor era: IRAM
14. Design and evaluation of dynamic access ordering hardware
15. Access ordering and memory-conscious cache utilization
16. Evaluation of design alternatives for a multiprocessor microprocessor
17. The impact of shared-cache clustering in small-scale shared-memory multiprocessors
18. Performance of database workloads on shared-memory systems with out-of-order processors
19. The impact of architectural trends on operating system performance
20. Missing the memory wall: The case for processor/memory integration