Virtual cluster scheduling through the scheduling graph

International Symposium on Code Generation and Optimization, CGO 2007

Volumn , Issue , 2007, Pages 89-101

  Codina, Josep M ^a   Sánchez, Jesús ^a   González, Antonio ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT THEORY; DECISION MAKING; GRAPH THEORY; INFORMATION THEORY; PROGRAM PROCESSORS; SCHEDULING;

CLUSTER SCHEDULING; SCHEDULING TECHNIQUES;

SCHEDULING ALGORITHMS;

EID: 34547697457     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2007.39     Document Type: Conference Paper

References (29)

1. A. Aletà, J.M. Codina, J. Sánchez, A. González, and D. Kaeli, "Exploiting Pseudo-schedules to Guide Data Dependence Graph Partitioning", in Proc. of the 2002 Int. Conf. on Parallel Architectures and Compiler Techniques.
2. A. Aletà, J.M. Codina, A. González, and D. Kaeli, "Instruction Replication for Clustered Microarchitectures", in Proc. of 36th Int. Symp. on Microarchitecture, 2003.
3. A. Capitanio, D. Dytt, and A. Nicolau, "Partitioned Register Files for VLIWs: A Preliminary Analysis of Tradeoffs", in Proc. of 25th. Int. Symp. on Microarchitecture, 1992.
4. G.J. Chaitin, M.A. Auslander, A.K. Chandra, J. Cocke, M.E. Hopkins, and P.W. Markstein, "Register Allocation Via Coloring", Computer Languages, 1981.
5. P.P. Chang, S.A. Mahlke, W.Y. Chen, N.J. Water, and W.W. Hwu, "IMPACT: An Architectural Framework for Multiple- Instruction-Issue Processors", in Proc. of the 18th Int. Symp. on Computer Architecture, 1991.
6. M. Chu, K. Fan, and S. Mahlke, "Region-based Hierarchical Operation Partitioning for Multicluster Processors", in Proc Conf. on Programming Languages and Implementation Design, 2003.
7. J.M. Codina, J. Sánchez, and A. González, "A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors", in Proc. of the 2001 Int. Conf. on Parallel Architectures and Compilation Techniques.
8. J.M. Codina, J. Sánchez, and A. González, "Virtual Cluster Scheduling Through the Scheduling Graph", Tech. Report UPC-DAC-RR-ARCO-2005-6, Dep. of Computer Architecture, UPC, Barcelona.
9. G. Desoli, "Instruction Assignment for Clustered VLIW DSP Compilers: A New Approach", Technical Report HPL-98-13, HP Laboratories, 1998.
10. R. Ellis, "Bulldog: A Compiler for VLIW Architectures", MIT Press, pp. 180-184, 1986.
11. P. Faraboschi, G. Brown, J. Fisher, G. Desoli, and F. Homewood, "Lx: A Technology Platform for Customizable VLIW Embedded Processing", in Proc. of the 27th Int. Symp on Computer Architecture, 2000.
12. M.M. Fernandes, J. Llosa and N. Topham, "Distributed Modulo Scheduling", in Procs. of Int. Symp. on High-Performance Computer Architecture, Jan. 1999.
13. J. Fridman, and Z. Greenfield, "The TigerSharc DSP Architecture", IEEE Micro, pp. 66-76, Jan-Feb. 2000.
14. P.N. Glaskowsky, "MAP1000 unfolds at Equator", Microprocessor Report, 12(16), Dec. 1998.
15. R. Ho, K. Mai, and M. Horowitz, "The Future of Wires", in Proc. of IEEE, April 2001.
16. W. Hwu et al, "The Superblock: An Effective Technique for VLIW and Superscalar Compilation", Journal of Supercomp., v.7 n.1/2, 1993.
17. S. Jang, S. Carr, P. Sweany, and D. Kuras, "A Code Generation Framework for VLIW Architectures with Partitioned Register Banks", in Proc. of 3rd. Int. Conf. on Massively Parallel Computing Systems, 1998.
18. K. Kailas, K. Ebcioglu, and A. Agrawala, "CARS: A New Code Generation Framework for Clustered ILP Processors" in Proc. of the 7th Int. Symp. on High-Performance Computer Architecture, 2001.
19. K.V. Lakshmi, D. Sreedhar, E. Raman and P. Shankar, "Integrating a New Cluster Assignment and Scheduling Algorithm into an Experimental Retaragable Code Generation Framework", in Proc. of the Int. Conf. on High Performance Computing (HiPC), 2005.
20. V.S. Lapinskii, M. F. Jacome, G.A. Veciana, "Cluster Assignment for High-Performance Embedded VLIW Processors", in ACM Trans. on Design Automation of Electronic Systems, Vol. 7, No. 3, July 2002.
21. W. Lee, D. Puppin, S. Swenson, and S. Amarasinghe, "Convergent Scheduling", in Proc. of 35th Int. Symp. on Microarchitecture, 2002.
22. K. Mehlhorn and S. Näher, "LEDA, a library of efficient data types and algorithms", Tech. Report TR A 04/89, Universität des Saarlandes, Saarbrücken, 1989.
23. E. Nystrom and A. E. Eichenberger, "Effective Cluster Assignement for Modulo Scheduling", in Procs. of the 31st Int. Symp. on Microarchitecture, 1998.
24. E. Özer, S. Banerjia, and T. Conte, "Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures", In Procs. of the 31st Int. Symp. on Microarchitecture, 1998.
25. G.G. Pechanek, and S. Vassiliadis, "The ManArray Embedded Processor Architecture", in Proc. of the 26th. Euromicro Conference: "Informatics: inventing the future", Maastricht, The Netherlands, 2000.
26. J. Sánchez and A. González, "The Effectiveness of Loop Unrolling for Modulo Scheduling in Clustered VLIW Architectures", in Procs. of the 29th Int. Conf. on Parallel Processing, Aug. 2000.
27. A. Terechko, E. Le Thenaff, and H. Corporaal, "Cluster assignment of global values for clustered VLIW processors", in Proc. of the 2003 Int.Conf. on Compilers, Architecture, and Synthesis for Embedded Systems.
28. Texas Instruments Inc. "TMS320C62×/67× CPU and Instruction Set Reference Guide", 1998.
29. J. Zalamea, J. Llosa, E. Ayguadé and M. Valero, "Modulo Scheduling with Integrated Register Spilling for Clustered VLIW Architectures", in Proc. of 34th Int. Symp. on Microarchitecture, Dec 2001.