On-chip communication architecture for OC-768 network processors

Proceedings - Design Automation Conference

Volumn , Issue , 2001, Pages 678-683

  Karim, Faraydon ^a   Nguyen, Anh ^a   Dey, Sujit ^b,c   Rao, Ramesh ^b,c  

^a STMicroelectronics USA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA TRANSFER; DISTRIBUTED COMPUTER SYSTEMS; NETWORK PROTOCOLS; PACKET SWITCHING; PROGRAM PROCESSORS; ROUTERS;

DIFFERENTIATED SERVICES; NETWORK PROCESSORS;

PACKET NETWORKS;

EID: 0034848111     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2001.156224     Document Type: Article

References (23)

1. Beyond best effort: Router architectures for the differentiated services of tomorrow's Internet
2. Network processors: The new frontier in SoC design and validation
3. High-speed policy-based packet forwarding using efficient multidimensional range matching
4. Fast performance analysis of bus-based system-on-chip communication architectures
5. Performance analysis of systems with multi-channel communication architectures
6. Evaluation of the traffic performance characteristics of system-on-chip communication architectures
7. Communication synthesis for distributed embedded systems
8. Synthesis of system-level communication by an allocation based approach
9. Interface based design
10. Communication synthesis for distributed embedded systems
11. Bus-based communication synthesis on system level
12. Communication architecture tuners: A methodology for the design of high performance communication architectures for system-on-chips
13. Efficient exploration of the SoC communication architecture design space
14. An efficient bus architecture for system-on-a-chip design
15. AMBA: Enabling reusable on-chip designs
16. Throughput analysis, optimal buffer allocation, and traffic imbalance study of a generic nonblocking packet switch