Device design guidelines for nano-scale MuGFETs

Solid-State Electronics

Volumn 51, Issue 3, 2007, Pages 505-510

  Lee, Chi Woo ^a   Yun, Se Re Na ^a   Yu, Chong Gun ^a   Park, Jong Tae ^a   Colinge, Jean Pierre ^b  

^a SolarLight Ltd   (South Korea)

^b University of California   (United States)

Author keywords

Field effect transistors; MOSFET; Multi gate MOSFET; Silicon on insulator

Indexed keywords

GATE DIELECTRICS; PERMITTIVITY; SILICON; SILICON ON INSULATOR TECHNOLOGY; THRESHOLD VOLTAGE;

MULTI-GATE MOSFET; RADIUS OF CURVATURE; SHORT-CHANNEL EFFECTS; SILICON FILM;

MOSFET DEVICES;

EID: 33947678825     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2006.11.013     Document Type: Article

References (23)

1. Park J.T., and Colinge J.P. Multiple-gate SOI MOSFETs: device design guidelines. IEEE Trans Electron Dev 49 12 (2002) 2222-2229
2. Huang X., Lee W.C., Kuo C., Hisamoto D., Chang L., Kedzierski J., et al. Sub 50 nm FinFET: PMOS. Technical Digest IEDM (1999) 67-70
3. Doyle B.S., Datta S., Doczy M., Hareland S., Jin B., Kavalieros J., et al. High performance fully-depleted tri-gate CMOS transistors. IEEE Electron Dev Lett 24 4 (2003) 263-265
4. Park J.T., Colinge J.P., and Diaz C.H. Pi-gate SOI MOSFETs. IEEE Electron Dev Lett 22 4 (2001) 405-406
5. Yang F.L., et al. 25 nm CMOS omega FETs. Technical Digest IEDM (2002) 255-258
6. Colinge J.P., Gao M.H., Rodriguez A.R., Maes H., and Claeys C. Silicon-on-insulator gate-all-around device. Technical Digest IEDM (1990) 595-598
7. Colinge J.P. Multiple-gate SOI MOSFETs. Solid-State Electron 48 6 (2004) 897-905
8. Ernst T, Muteanu D, Cristoloveanu S, Ouisse T, Hefyene N, Horiguchi S, et al. Ultimately thin SOI MOSFETs: special characteristics and mechanisms. In: Proceedings of the IEEE international SOI conference, 1999. p. 92-3.
9. Xiong W, Park JW, Colinge JP. Corner effect in multiple-gate SOI MOSFETs. In: Proceedings of the IEEE international SOI conference, 2003. p. 111-3.
10. Colinge J.P., Park J.W., and Xing W. Threshold voltage and subthreshold slope of multiple-gate SOI MOSFETs. IEEE Electron Dev Lett 24 8 (2003) 515-517
11. Fossum J.G., Yang J.W., and Trivedi V.P. Suppression of corner effects in triple-gate MOSFETs. IEEE Electron Dev Lett 24 12 (2003) 745-747
12. Städele M, Luyken RJ, Roosz M, Specht M, Rosner W, Dreeskornfeld L, et al. A comprehensive study of corner effects in tri-gate transistors. In: Proceedings 34th ESSDERC, 2004. p. 165-8.
13. Xiong W., Gebara G., Zaman J., Gostkowski M., Nguyen B., Smith G., et al. Improvement of FinFET electrical characteristics by hydrogen annealing. IEEE Electron Dev Lett 25 8 (2004) 74-76
14. Doyle BS, Boyanov B, Doczy M, Hareland S, Jin B, Kavalieros J, et al. Tri-gate fully-depleted CMOS transistors: fabrication, design and layout. In: Proceeding of symposium of VLSI technology, 2003. p. 133-4.
15. http://www.silvaco.com.
16. Yan R.H., Ourmazd A., and Lee K.F. Scaling the Si MOSFET: from Bulk to SOI to Bulk. IEEE Trans Electron Dev 39 7 (1992) 1704-1710
17. Suzuki K., Tanaka T., Tosaka Y., Horie H., and Arimoto Y. Scaling theory for double-gate SOI MOSFET's. IEEE Trans Electron Dev 40 12 (1993) 2326-2329
18. Auth C.P., and Plummer J.D. A simple model for threshold voltage of surrounding-gate MOSFET's. IEEE Trans Electron Dev 45 11 (1998) 2381-2383
19. Majkusiak B., Janik T., and Walczak J. Semiconductor thickness effects in the double-gate SOI MOSFET. IEEE Trans Electron Dev 45 5 (1998) 1127-1134
20. Auth C.P., and Plummer J.D. Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's. IEEE Electron Dev Lett 18 2 (1997) 74-76
21. Dixit A., Kottantharayil A., Collaert N., Goodwin M., Jurczak M., and DeMeyer K. Analysis of the parasitic S/D resistance in multiple-gate FETs. IEEE Trans Electron Dev 52 6 (2005) 1132-1140
22. Wong H.S., White M.H., Krutsck T.J., and Booth R.V. Modeling of transconductance degradation and threshold voltage in thin oxide MOSFETs. Solid-State Electron 30 9 (1987) 953-968
23. Francis P., terao A., Flandre D., and Van de Wiele F. Modeling of ultrathin double-gate SOI. Solid-State Electron 41 5 (1994) 715-720