Using artificial bees to solve partitioning and scheduling problems in codesign

Applied Mathematics and Computation

Volumn 186, Issue 2, 2007, Pages 1710-1722

  Koudil, Mouloud ^a   Benatchba, Karima ^a   Tarabet, Amina ^a   Sahraoui, El Batoul ^a  

^a Institut National de Formation en Informatique   (Algeria)

Author keywords

Codesign; MBO algorithm; Optimization; Partitioning; Scheduling

Indexed keywords

COMPUTER ARCHITECTURE; CONSTRAINT THEORY; EMBEDDED SYSTEMS; OPTIMIZATION; PROBLEM SOLVING;

CODESIGNS; MBO ALGORITHMS; PARTITIONING SOLUTIONS; SCHEDULING PROBLEMS;

SCHEDULING;

EID: 33947671420     PISSN: 00963003     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.amc.2006.08.166     Document Type: Article

References (59)

1. DeMicheli G., and Gupta R. Hardware/software co-design. Proceedings of the IEEE 85 3 (1997) 349-365
2. Kumar S., Aylor J.H., Johnson B., and Wulf W.A. A framework for hardware/software codesign. IEEE Computer (1993) 39-45
3. M. Theissinger, P. Stravers, H. Veit, CASTLE: an interactive environment for HW-SW co-design, in: Proc. Third International Workshop on Hardware/Software Codesign, 1994, pp. 203-209.
4. T.B. Ismail, M. Abid, K. O'Brien, A.A. Jerraya, An approach for hardware-software codesign, in: Proc. Fifth International Workshop on Rapid System Prototyping, Shortening the Path from Specification to Prototype, 1994, pp. 73-80.
5. Thomas D.E., Adams J.K., and Schmit H. A model and methodology for hardware-software codesign. IEEE Design and Test of Computers 10 3 (1993) 6-15
6. M.D. Edwards, A development system for hardware/software cosynthesis using FPGAs, in: Second IFIP International Workshop on Hw-Sw Codesign, 1993.
7. U. Steihausen, et al., System synthesis using hardware/software codesign, in: Proc. International Workshop on Hardware-Software codesign, October 1993.
8. R. Maestre, J. Kurahi, N. Bagherzadeh, H. Singh, R. Hermida, M. Fernandez, "Kernel Scheduling in reconfigurable scheduling, in: Proc. Design Automation and Test in Europe Conference (DATE'99), Munich, 03-1999.
9. Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, J. Stockwood, Hardware-software co-design of embedded reconfigurable architectures, in: Design Automation Conference (DAC'00), Los Angeles, June 2000.
10. J.G. D'Ambrosio, X. Hu, Configuration-level hardware/software partitioning for real-time embedded systems, in: Proc. Third International Workshop on Hardware/Software Codesign, 1994, pp. 34-41.
11. P. Pop, P. Eles, Z. Peng, Scheduling driven partitioning of heterogeneous embedded systems, Department of Computer and Information Science, Linköping University, Sweden, 1998.
12. Burkard, Quadratic Assignement Poblems, EJOR15, 1984, pp. 283-289.
13. R. Camposano, R. Brayton, Partitioning before logic synthesis, in: Proc. ICCAD'87, ACM/IEEE, 1987.
14. E.D. Lagnese, Architectural partitioning for system level design, in: Proc. 26th ACM/IEEE Design Automation Conference, June 1989.
15. S. Antonizzi, A. Balboni, W. Fornaciari, D. Sciuto, Hw/Sw codesign for embedded telecom systems, in: Proc. ICCD, 1994, pp. 278-281.
16. E. Barros, W. Rosenstiel, X. Xiong, A method for partitioning Unity language in hardware and software, in: Proc. European Design Automation Conference EURO-DAC/VHDL, 1994, pp. 220-225.
17. J.K. Adamas, D.E. Thomas, Multiple-process behavioral synthesis for mixed hardware-software systems, in: Proc. 8th International Symposium on System Synthesis, 1995, pp. 10-15.
18. F. Balarin, H. Hsieh, A. Jurecska, L. Lavagno, A. Sangiovanni-Vincentelli, Formal verification of embedded systems based on CFSM networks, in: Proc. DAC, 1996, pp. 568-571.
19. J. Hou, W. Wolf, Process partitioning for distributed embedded systems, in: Proc CODES'96, Pittsburgh, USA, 1996, pp. 70-75.
20. A. Kalavade, E.A. Lee, The extended partitioning problem: hardware/software mapping and implementation-bin selection, in: Proc. Sixth International Workshop on Rapid Systems Prototyping, Chapel Hill, NC, June 1995.
21. Gupta R.K. Co-Synthesis of Hardware and Software for Digital Embedded Systems (1995), Kluwer, Amsterdam
22. Lòpez-Vallejo M., and López J.C. On the hardware-software partitioning problem: system modeling and partitioning techniques. ACM Transactions on Design Automation of Electronic Systems (TODAES'03) 8 3 (2003) 269-297
23. Olukotun K.A., Helaihel R., Levitt J., and Ramirez R. A software-hardware cosynthesis approach to digital system simulation. IEEE Micro August (1994) 48-58
24. B. Knerr, M. Holzer, M. Rupp, HW/SW partitioning using high level metrics, Austria, in: Int. Conf. on Computing, Communications and Control Technologies (CCCT), Austin, 2004, pp. 33-38.
25. A. Jantsch, P. Ellervee, J. Oberg, A. Hemani, A case study on hardware/software partitioning, in: Proc. IEEE Workshop on FPGAs for Custom Computing Machines, 1994, pp. 111-118.
26. F. Vahid, J. Gong, D. Gajski, A binary-constraint search algorithm for minimizing hardware during Hw/Sw partitioning, in: Proc. European Design Automation Conference, September 1994, pp. 214-219.
27. Gajski D.D., Narayan S., Ramachandran L., and Vahid F. System design methodologies: aiming at the 100 h design cycle. IEEE Transactions on VLSI Systems 4 1 (1996) 70-82
28. Z. Peng, K. Kuchcinsky, An algorithm for partitioning of application specific system, in: IEEE/ACM Proc. of the European Conference on Design Automation (EURODAC), 1993, pp. 316-321.
29. R. Hartenstein, J. Becker, R. Kress, Two-level hardware/software partitioning using CoDe-X, in: IEEE Symposium and Workshop on Engineering of Computer-Based Systems, March 1996.
30. J. Henkel, R. Ernst, High level estimation techniques for usage in hardware/software co-design, 1998. www.ida.ing.tu-bs.de.
31. B. Miramond, J.M. Delosme, Design space exploration for dynamically reconfigurable architectures. LaMI, Universitie d'Evry Val d'Essonne - UMR 8042 CNRS, IEEE 2005.
32. A. Prasad, W. Qiu, R. Mahapatra, Hardware Software Partitioning of Multifunction Systems. Department of Computer Science, Texas A& M University, College Station, 2002.
33. S. Banerjee, N. Dutt, Efficient Search Space Exploration for HW-SW Partitioning, CODES + ISSS'04, Stockholm, Sweden, 2004.
34. Koudil M., Benatchba K., and Dours D. Using genetic algorithms for solving partitioning problem in codesign. Lecture Notes in Computer Science vol. 2687 (2003), Springer-Verlag June, pp. 393-400
35. J. Conner, Y. Xie, M. Kandemir, R. Dick, G. Link, FD-HGAC: A Hybrid Heuristic/Genetic Algorithm Hardware/Software Co-synthesis Framework with Fault Detection, The Pennsylvania State University and NorthWestern University, 2004.
36. Harkin J., Mcginnity T.M., and Maguire L.P. Modeling and optimizing run-time reconfiguration using evolutionary computation. ACM Transactions on Embedded Computing Systems 3 4 (2004) 661-685
37. Eles P., Peng Z., Kuchinski K., and Doboli A. System level hardware/software partitioning based on simulated annealing and tabu search. Design Automation for Embedded Systems vol. 2 (1997), Kluwer Academic Publisher pp. 5-32
38. T. Wiangtong, P.Y.K. Cheung, W. Luk, Multitasking in hardware-software Codesign for reconfigurable computer, London, UK. 2003.
39. A. Bender, Design of an optimal loosely coupled heterogeneous multiprocessor system, in: Proc. EDTC, 1996, pp. 275-281.
40. R. Nieman, P. Marwedel, "Hardware/software partitioning using integer programming, in: Proc. EDTC, 1996, pp. 473-479.
41. A. Shrivastava, M. Kumar, S. Kapoor, S. Kumar, M. Balakrishnan, Optimal Hardware-software partitioning for concurrent specification using dynamic programming, I.I.T., Delhi, INDIA. 2000.
42. Dours D., et al. Parallélisation automatique pour la conception de systèmes critiques sûrs. Techniques et Sciences Informatiques 20 8 (2001) 1075-1100
43. K. Ben Chehida, M. Augin, HW / SW partitioning approch for reconfigurable system design, in: International Conference on Compilers, Architectures and Synthesis for Embedded System, 2002, pp. 247-251.
44. K. Ben Chehida, "Méthodologie de Partitionnement Logiciel/Matériel pour Plateformes Reconfigurables Dynamiquement, Thèse de Doctorat, NICE-SOPHIA ANTIPOLIS, France, 2004.
45. P. Adhipathi, Model based approach to Hardware/Software Partitioning of SOC Designs, Thesis to obtain Master of Science in Electrical Engineering. Blacksburg, Virginia. June 21 2004.
46. G. Wang, W. Gong, R. Kastner, A New Approach for Task Level Computational Resource Bi-partitioning, Department of Electrical and Computer Engineering, University of California, Santa Barbara 2004.
47. Arato P., Mann Z.A., and Orban A. Algorithmic aspects of hardware/software partitioning. ACM Transactions on Design Automation of Electronic Systems 10 1 (2005) 136-156
48. J.P. Diguet, Y. Le Moullec, S. Bilavarn, K. Ben Chehida, M. Auguin, C. Gamrat, G. Gogniat, J.-L. Philippe, X. Fornari, A.-M. Fouillart, P. Kajfasz. EPICURE1: A Partitioning and CoDesign Framework For Reconfigurable Computing, RNTL framework Project, 2005.
49. Koudil M., Benatchba K., Gharout S., and Hamani N. Solving Partitioning Problem in Codesign with Ant Colonies. International Work-conference on the Interplay between Natural and Artificial Computation, Lecture Notes in Computer Science vol. 3562 (2005), Springer-Verlag June
50. T. Grandpierre, C. Lavarenne, Y. Sorel, Manuel de référence Syndex V6, INRIA Rocquencourt, BP 105-78,153 Le Chesney Cedex, France, 2004.
51. S. Tanvir, J. Grad, Integrated Scheduling And Partitioning for Hardware/Software CoDesign, Illinois Institute of Technology, ECE 587 Fall 2001 Project, 2001.
52. K. Benatchba, M. Koudil, H. Drias, H. Oumsalem, Chaouche K., PARME un environnement pour la résolution du problème Max-Sat, CARI'02, October 2002.
53. H.A. Abbas, MBO: Marriage in Honey Bees Optimization, A Haplometrosis Polygynous Swarming Approach, The Congress on Evolutionary Computation, CEC2001, Seoul, Korea, Mai 2001.
54. H.A. Abbas, A single queen single worker honey bees approach to 3-sat, The Genetic and Evolutionary Computation Conference, GECCO2001, San Francisco, USA Juillet, 2001.
55. H.A. Abbass, J. Teo, A True Annealing Approach to the Marriage in Honey-Bees Optimization Algorithm, The Inaugural Workshop on Artificial Life (AL'01), pp.1-14, ISBN 0-7317-0508-4, Adelaide, Australia, December 2001.
56. Benatchba K., Admane L., Koudil M., Madjour S., and Alileche Y. Using Bees to solve a Data-Mining problem expressed as a Max-Sat one. Lecture Notes in Computer Science vol. 3562 (2005), Springer-Verlag June
57. B. Selman, H. Levesque, D. Mitchell, "A new method for solving hard satisfiability problems, in: Proc. Tenth National Conference on Artificial Intelligence, San Jose, CA, 1992, pp. 440-446.
58. I.P. Gent, T. Walsh, Towards an understanding of hill-climbing procedures for SAT, in: Proc. National Conference on Artificial Intelligence (AAAI) 1993, pp. 28-33.
59. Goldberg D.E. Genetic Algorithms in Search, Optimization and Machine learning (1989), Addison Wesley