Using genetic algorithms for solving partitioning problem in codesign

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2687, Issue , 2003, Pages 393-400

  Koudil, Mouloud ^a   Benatchba, Karima ^a   Dours, Daniel ^b  

^a Institut National de Formation en Informatique   (Algeria)

^b IRIT   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; GENETIC ALGORITHMS; NETWORK ARCHITECTURE; ALGORITHMS; COMPLEX NETWORKS;

AUTOMATIC APPROACHES; CO-DESIGNS; GRANULARITY LEVELS; PARTITIONING PROBLEM; SOLUTION SPACE; TARGET ARCHITECTURES;

PROBLEM SOLVING;

EID: 21144445505     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44869-1_50     Document Type: Article

References (13)

1. KUMAR S. AYLOR J.H. JOHNSON B. AND WULF W.A., "The Codesign of Embedded Systems", Kluwer Academic Publishers, 1996.
2. DE MICHELI G. AND GUPTA R., "Hardware/Software Co-design", Proceedings of the IEEE, Vol.85, No3, pp.349-365, 1997.
3. THEISSINGER M., STRAVERS P. AND VEIT H., "CASTLE: an interactive environment for HW-SW co-design", Proceedings of the Third International Workshop on Hardware/Software Codesign, pp.203-209, 1994.
4. ISMAIL T.B., ABID M., O'BRIEN K. AND JERRAYA A.A., "An approach for hardware-software codesign", Proceedings of the Fifth International Workshop on Rapid System Prototyping, Shortening the Path from Specification to Prototype, pp.73-80, 1994.
5. EDWARDS M.D., "A development system for hardware/software cosynthesis using FPGAs", Second IFIP International Workshop on Hw-Sw Codesign, 1993.
6. D'AMBROSIO J.G. AND Hu X., "Configuration-level hardware/software partitioning for real-time embedded systems", Proceedings of the Third International Workshop on Hardware/Software Codesign, pp.34-41, 1994.
7. POP P., ELES P. AND PENG Z., "Scheduling driven partitioning of heterogeneous embedded systems", Dept. of Computer and Information Science, Linköping University, Sweden, 1998.
8. BALARIN F., HSIEH H., JURECSKA A., LAVAGNO L. AND SANGIOVANNI-VINCENTELLI A., "Formal Verification of Embedded Systems based on CFSM Networks", in Proc. DAC, pp.568-571, 1996.
9. KALAVADE A. AND LEE E.A., "The extended partitioning problem: hardware/software mapping and implementation-bin selection", Proceedings of the Sixth International Workshop on Rapid Systems Prototyping, Chapel Hill, NC, June 1995.
10. GAJSKI D.D., NARAYAN S., RAMACHANDRAN L. AND VAHID F., "System design methodologies: aiming at the 100h design cycle", IEEE Trans. on VLSI Systems, Vol.4, No1, pp.70-82. March 1996.
11. HARTENSTEIN R., BECKER J. AND KRESS R., "Two-level hardware/software partitioning using CoDe-X", IEEE Symposium and Workshop on Engineering of Computer-Based Systems, March 1996.
12. ELES P., PENG Z., KUCHINSKI K. AND DOBOLI A., "System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search", Design Automation for Embedded Systems, Kluwer Academic Publisher, Vol.2, No1, pp.5-32, 1997.
13. BENATCHBA K., KOUDIL M, DRIAS H., OUMSALEM H. ET CHAOUCHE K., "PARME un environnement pour la résolution du problème Max-Sat", CARI'02, Oct. 2002.