EPICURE: A partitioning and co-design framework for reconfigurable computing

Microprocessors and Microsystems

Volumn 30, Issue 6, 2006, Pages 367-387

  Diguet, Jean Philippe ^a   Gogniat, Guy ^a   Philippe, Jean Luc ^a   Le Moullec, Yannick ^b   Bilavarn, Sébastien ^c   Gamrat, Christian ^d   Chehida, Karim Ben ^e   Auguin, Michel ^e   Fornari, Xavier ^f   Kajfasz, Philippe ^g  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

^b CISS   (Denmark)

^c EPFL   (Switzerland)

^d CEA SACLAY   (France)

^e UNIVERSITY OF NICE SOPHIA ANTIPOLIS   (France)

^f ANSYS Esterel Technologies   (France)

^g THALES   (France)

Author keywords

Design productivity; Design space exploration; Formal programming model; Hardware software partitioning; Parallelism exhibition and functional estimation; Reconfigurable computing; Smart HW SW interface

Indexed keywords

COMPUTATION THEORY; COMPUTER AIDED SOFTWARE ENGINEERING; ESTIMATION; INTERFACES (COMPUTER); MATHEMATICAL MODELS; SYSTEMS ANALYSIS;

DESIGN PRODUCTIVITY; DESIGN SPACE EXPLORATION; FORMAL PROGRAMMING MODEL; HARDWARE/SOFTWARE PARTITIONING; PARALLELISM EXHIBITION AND FUNCTIONAL ESTIMATION; RECONFIGURABLE COMPUTING; SMART HW/SW INTERFACE;

COMPUTER ARCHITECTURE;

EID: 33746855422     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2006.02.015     Document Type: Article

References (19)

1. .
2. .
3. M. Sima, S. Vassiliadis, S. Cotofana, J. Van Eijnhoven, K. Vissers, A taxonomy of custom computing machines, First PROGRESS workshop, Utrecht, The Netherlands, October 13, 2000.
4. Dave B.P., Lakshminarayana G., and Jha N. Cosyn: HW/SW co-synthesis of embedded systems. DAC (1997)
5. .
6. P. Plantin, E. Stoy, Aspects on system level design, Seventh International Symposium on HW/SW Codesign, Rome, Italy, 1999.
7. Bilavarn S., Gogniat G., and Philippe J.-L. Fast Prototyping of Reconfigurable Architectures from a C Program (2003), IEEE ISCAS, Bangkok
8. Y. Le Moullec, J.-Ph. Diguet, T. Gourdeaux, J.-L. Philippe, Design Trotter: System-Level Dynamic Estimation Task a first step towards platform architecture selection, in Journal of Embedded Computing (JEC), Cambridge International Science Publication, Issue 4, December 2005.
9. A. Sangiovanni-Vincentelli, Defining platform-based design, EEDesign of EETimes, February 2002.
10. P. Lieverse, T. Stefanov, T. Van Der Wolf, F. Deprettere Ed, System Level Design with Spade: an M-JPEG Case Study, ICCAD, November 2001.
11. T. Givargis, F. Vahid, J. Henkel. System-level Exploration for Pareto-optimal Configurations in Parameterized Systems-on-a-chip, ICCAD, November 2001.
12. Y. Le Moullec, J.-Ph. Diguet, J.-L. Philippe, Design-Trotter: a Multimedia Embedded Systems Design Space Exploration Tools, IEEE Workshop on Multimedia Signal Processing, USA, December 2002.
13. K.S. Chatha, R. Vemuri, HW/SW Codesign for Dynamically Reconfigurable Architectures, Ninth International Workshop on Field Programmable Logic and Applications (FPL'99), Glasgow, Springer, September 1999.
14. B. Mei, P. Schaumont, S. Vernalde, HW/SW Partitioning and Scheduling Algorithm for Dynamically Reconfigurable Embedded Systems, 11th ProRISC workshop on Circuits, Systems and Signal Processing, Veldhoven, Netherlands, November 2000.
15. C. André, Representation and Analysis of Reactive Behaviors: A Synchronous Approach, Computational Engineering in Systems Applications (CESA), Lille (F), IEEE-SMC, July 1996, pp. 19-29.
16. Boussinot F., and De Simone R. The ESTEREL language. Another look at real time programming. Proceedings of the IEEE 79 (1991) 1293-1304
17. Berry G. The foundations of Esterel. In: Plotkin G., Stirling C., and Tofte M. (Eds). Proof, Language, and Interaction: Essays in Honour of Robin Milner (2000), MIT Press, Cambridge, MA
18. K. Ben Chehida, M. Auguin, Partitioning reactive data flow applications on dynamically reconfigurable, systems, IFIP Conference on Very Large Scale Integration of System-on-Chip VLSI-SOC'03, Germany, 1-3 December 2003.
19. Y. Le Moullec, N. Ben Amor, J.-Ph. Diguet, J.-L. Philippe, M. Abid, Multi-granularity Metrics for the Era of Strongly Personalized SOCs, Design Automation & Test in Europe (DATE), March, Munich, 2003.