HW/SW partitioning approach for reconfigurable system design

Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES '02

Volumn , Issue , 2002, Pages 247-251

  Chehida, K Ben ^a   Auguin, M ^a  

^a UNIVERSITY OF NICE SOPHIA ANTIPOLIS   (France)

Author keywords

Clustering; Codesign; Dynamic reconfiguration; Genetic algorithm; HW SW partitioning

Indexed keywords

ACYCLIC TASK GRAPHS; CO-DESIGNS; CODESIGN; DATA PATHS; DYNAMIC RE-CONFIGURATION; GLOBAL APPLICATIONS; GREEDY ALGORITHMS; HARDWARE/SOFTWARE PARTITIONING; HW/SW PARTITIONING; RE-CONFIGURABLE; RECONFIGURABLE SYSTEMS; TRADE-OFF POINT;

CLUSTERING ALGORITHMS; COMPUTER ARCHITECTURE; DYNAMIC MODELS; EMBEDDED SYSTEMS; PROGRAM COMPILERS; STRUCTURAL DESIGN; SYNTHESIS (CHEMICAL);

GENETIC ALGORITHMS;

EID: 12444259751     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/581630.581670     Document Type: Conference Paper

References (11)

1. O. Brosch, J. Hesser. ATLANTIS - A Hybrid FPGA/RISC Based Reconfigurable System, Reconfigurable Architectures Workshop, Cancun; Mexico May 2000.
2. J. R. Hauser and J. Wawrzynek, Garp: A MIPS Processor with a Reconfigurable Coprocessor, Proc. FCCM '97, April 1997.
3. H. Singh, M. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, E. M. C. Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications. IEEE Transactions on Computers 49(5): 465-481 (2000).
4. Excalibur backgrounder, Altera Corporation, June 2000.
5. Virtex-II Pro data sheet, Xilinx Inc. January 2002.
6. P. Six, Designing Reconfigurable Networked Appliances using C++, IMEC, Vendor presentation at DAC 2001, june 18-20, Las Vegas.
7. C. Ebeling, D. Cronquist and P. Franklin. Configurable Computing: The Catalyst for High-Performance Architectures, Proceedings of IEEE International Conference on Application-specific Systems, Architectures and Processors, pp. 364-372, July 1997.
8. H. Singh, M. H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh and E. M. C. Filho. MorphoSys : An Integrated Reconfigurable System for Data-Parallel Computation-Intensive Applications. University of California, Irvine, CA 1999.
9. B.P. Dave, G. Lakshminarayana, N. Jha. COSYN: hardware/software co-synthesis of embedded systems, Design Automation Conference, Anaheim, 1997.
10. S. Bilavarn, G. Gogniat, J. L. Philippe. Area Time Power Estimation for FPGA Based Designs at a Behavioral Level, ICECS, Beyrouth, December 2000, Kaslik, Lebanon.
11. B.Jorgensen, P.Madsen. Critical path driven heterogeneous target architectures, 5th Workshop Codes / CASHE'97 ,15-19, Braunschweig, March 1997.