High-performance P-type independent-gate FinFETs

IEEE Electron Device Letters

Volumn 25, Issue 4, 2004, Pages 199-201

  Fried, David M ^a   Duster, Jon S ^a   Kornegay, Kevin T ^a  

^a Cornell University   (United States)

Author keywords

Double gate (DG); FinFET; Independent gate (IG); MOSFET; Threshold tuning; Threshold voltage

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENTS; GATES (TRANSISTOR); MOSFET DEVICES; SEMICONDUCTOR DEVICE MODELS; THRESHOLD VOLTAGE;

BACK GATE VOLTAGES; DOUBLE GATE; SATURATED DRAIN CURRENT;

FIELD EFFECT TRANSISTORS;

EID: 1942520273     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2004.825160     Document Type: Letter

References (13)

1. D. M. Fried, "A sub 40-nm body thickness n-type FinFET," in Proc. Device Research Conf., June 2001, pp. 24-25.
2. N. Lindert, "Quasiplanar NMOS FinFETs with sub-100 nm gate lengths," in Proc. Device Research Conf., June 2001, pp. 26-27.
3. J. Kedzierski, "High-performance symmetric-gate and CMOS-compatible Vt asymmetric-gate FinFET devices," in IEDM Tech. Dig., Dec. 2001, pp. 19.5.1-19.5.4.
4. B. B. Rainey, "Demonstration of FinFET CMOS circuits," in Proc. Device Research Conf., June 2002, pp. 47-48.
5. J. Kedzierski, "Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation," in IEDM Tech. Dig., Dec. 2002, pp. 247-250.
6. B. Yu, "FinFET scaling to 10 nm gate length," in IEDM Tech. Dig., Dec. 2002, pp. 251-254.
7. E. Nowak, "A functional FinFET-DGCMOS SRAM cell," in IEDM Tech. Dig., Dec. 2002, pp. 411-414.
8. H.-S. Wong, "Self-aligned (top and bottom) double-gate MOSFET with a 25-nm-thick silicon channel," in IEDM Tech. Dig., Dec. 1997, pp. 427-430.
9. M. Ieong, "High performance double-gate device technology challenges and opportunities," in Proc. Int. Symp. Quality Electronic Design, Mar. 2002, pp. 492-495.
10. ____, "Experimental evaluation of carrier transport and device design for planar symmetric/asymmetric double-gate/ground-plane CMOS-FETs," in IEDM Tech. Dig., Dec. 2001, pp. 19.6.1-19.6.4.
11. D. Fried, "A Fin-type independent double gate NFET," in Proc. Device Research Conf., June 23-25, 2003, pp. 45-46.
12. ____, "Improved independent gate N-type FinFET fabrication and characterization," IEEE Electron Device Lett., vol. 24, pp. 592-595, Sept. 2003.
13. R. Zhang, "Double-gate fully-depleted SOI transistors for low-power high-performance nano-scale circuit design," in Proc. Int. Symp. Low-Power Electronics and Design, Aug. 2001, pp. 213-218.