Variability-aware multilevel integrated spiral inductor synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 12, 2006, Pages 2613-2625

  Nieuwoudt, Arthur ^a,b   Massoud, Yehia ^a,b  

^a IEEE   (United States)

^b RICE UNIVERSITY   (United States)

Author keywords

Analog synthesis; Multilevel optimization; Process variation; Spiral inductor

Indexed keywords

ANALOG SYNTHESIS; MULTILEVEL OPTIMIZATION; PROCESS VARIATION; SPIRAL INDUCTORS;

APPROXIMATION THEORY; CONVERGENCE OF NUMERICAL METHODS; FUNCTION EVALUATION; INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION;

ELECTRIC INDUCTORS;

EID: 33845634837     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.882475     Document Type: Article

References (50)

1. A. Nieuwoudt and Y. Massoud, "Robust automated synthesis methodology for integrated spiral inductors with variability," in Proc. IEEE/ACM Int. Conf. Comput. Aided Des., Nov. 2005, pp. 502-508.
2. _, "Multi-level approach for integrated spiral inductor optimization," in Proc. IEEE/ACM Des. Autom. Conf., Jun. 2005, pp. 648-651.
3. D. Leenaerts, G. Gielen, and R. Rutenbar, "CAD solutions and outstanding challenges for mixed-signal and RF IC design," in Proc. IEEE/ACM Int. Conf. Comput. Aided Des., Nov. 2001, pp. 270-277.
4. A. Niknejad and R. Meyer, Design, Simulation and Applications of Inductor's and Transformers for Si RF ICs. New York: Springer-Verlag, 2000.
5. N. Talwalkar, C. Yue, and S. Wong, "Analysis and synthesis of on-chip spiral inductors," IEEE Trans. Electron Devices, vol. 52, no. 2, pp. 176-182, Feb. 2005.
6. K. Okada, H. Hoshino, and H. Onodera, "Modeling and optimization of on-chip spiral inductor in S-parameter domain," in Proc. Int. Symp. Circuits Syst., May 2004, pp. 153-156.
7. M. Hershenson, S. Mohan, S. Boyd, and T. Lee, "Optimization of inductor circuits via geometric programming," in Proc. IEEE/ACM Des. Autom. Conf., Jun. 1999, pp. 994-998.
8. J. Kim, J. Lee, L. Vandenberghe, and C.-K. Yang, "Techniques for improving the accuracy of geometric-programming based analog circuit design optimization," in Proc. Int. Conf. Comput. Aided Des., Nov. 2004, pp. 863-870.
9. J. Post, "Optimizing the design of spiral inductors on silicon," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 1, pp. 15-17, Jan. 2000.
10. J. Lopez-Villegas, J. Samitier, C. Cane, P. Losantos, and J. Bausells, "Improvement of the quality factor of RF integrated inductors by layout optimization," IEEE Trans. Microw. Theory Tech., vol. 48, no. 1, pp. 76-83, Jan. 2000.
11. C.-Y. Lee, T.-S. Chen, J.-S. Deng, and C.-H. Kao, "A simple systematic spiral inductor design with perfected Q improvement for CMOS RFIC application," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 523-528, Feb. 2005.
12. Y. Zhan and S. Sapatnekar, "Optimization of integrated spiral inductors using sequential quadratic programming," in Proc. Des., Autom. and Test Eur. Conf. and Exhib., Jan. 2004, pp. 622-627.
13. F. Rotella, B. Bhattacharya, V. Blaschke, M. Matloubian, A. Brotman, Y. Cheng, R. Divecha, D. Howard, K. Lampaert, P. Miliozzi, M. Racanelli, P. Singh, and P. Zampardi, "A broad-band lumped element analytic model incorporating skin effect and substrate loss for inductors and inductor like components for silicon technology performance assessment and RFIC design," IEEE Trans. Electron Devices, vol. 52, no. 7, pp. 1429-1441, Jul. 2005.
14. A. Bhaduri, V. Vijay, A. Agarwal, R. Vemuri, B. Mukherjee, P. Wang, and A. Pacelli, "Parasitic-aware synthesis of RF LNA circuits considering quasi-static extraction of inductors and interconnects," in Proc. 47th Midwest Symp. Circuits and Syst., Jul. 2004, pp. 477-480.
15. C. Zhen and G. Lihui, "Application of the genetic algorithm in modeling RF on-chip inductors," IEEE Trans. Microw. Theory Tech., vol. 51, no. 2, pp. 342-346, Feb. 2003.
16. R. Pratap, S. Sarkar, S. Pinel, J. Laskar, and G. May, "Modeling and optimization of multilayer LTCC inductors for RF/wireless applications using neural networks and genetic algorithms," in Proc. Electron. Compon. Technol., Jun. 2004, pp. 248-254.
17. P. Venkataraman, Applied Optimization With Matlab Programming. Hoboken, NJ: Wiley, 2002.
18. S. Mukherjee, B. Mutnury, S. Dalmia, and M. Swaminathan, "Layout-level synthesis of RF inductors and filters in LCP substrates for Wi-Fi applications," IEEE Trans. Microw. Theory Tech., vol. 53, no. 6, pp. 2196-2210, Jun. 2005.
19. B. D. Smedt and G. Gielen, "WATSON: Design space boundary exploration and model generation for analog and RFIC design," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 2, pp. 213-224, Feb. 2003.
20. T. Eeckelaert, T. McConaghy, and G. Gielen, "Efficient multiobjective synthesis of analog circuits using hierarchical Pareto-optimal performance hypersurfaces," in Proc. Des., Autom. and Test Eur. Conf. and Exhib., Mar. 2005, pp. 248-254.
21. T. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 2003.
22. J. Burghartz and B. Rejaei, "On the design of RF spiral inductors on silicon," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 718-729, Mar. 2003.
23. K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif, and S. Vrudhula, "Variational delay metrics for interconnect timing analysis," in Proc. IEEE/ACM Des. Autom. Conf., Jun. 2004, pp. 381-384.
24. S. Nassif, "Modeling and analysis of manufacturing variations," in Proc. IEEE Custom Integr. Circuits Conf., May 2001, pp. 223-228.
25. M. Kamon, M. J. Tsuk, and J. White, "Fasthenry: A multipole-accelerated 3-D inductance extraction program," IEEE Trans. Microw. Theory Tech., vol. 42, no. 9, pp. 1750-1758, Sep. 1994.
26. B. Rejaei, J. Tauritz, and P. Snoeij, "A predictive model for Si-based circular spiral inductors," in Proc. Silicon Monolithic Integr. Circuits RF Syst., Sep. 1998, pp. 148-154.
27. Y. Massoud and J. White, "Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 3, pp. 286-291, Jun. 2002.
28. _, "FastMag: A 3-D fast inductance extraction program for structures with permeable materials," in Proc. IEEE/ACM Int. Conf. Comput. Aided Des., Nov. 2002, pp. 478-484.
29. _, "Improving the generality of the fictitious magnetic charge approach to computing inductances in the presence of permeable materials," in Proc. IEEE/ACM Des. Autom. Conf., Jun. 2002, pp. 552-555.
30. L. Daniel and J. White, "Automatic generation of geometrically parameterized reduced order models for integrated spiral RF-inductors," in Proc. Behavioral Modeling and Simul. Conf., Oct. 2003, pp. 18-23.
31. Q. Su, J. Kawa, C. Chiang, and Y. Massoud, "Accurate modeling of substrate resistive coupling for floating substrates," ACM Trans. Des. Automat. Electron. Syst., vol. 11, no. 1, pp. 44-51, Jan. 2006.
32. J. Sieiro, J. Lopez-Villegas, J. Cabanillas, J. Osorio, and J. Samitier, "A physical frequency-dependent compact model for RF integrated inductors," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 384-392, Jan. 2002.
33. J. Sendra, J. del Pino, A. Hernandez, J. Hernandez, J. Aguilera, A. Garcia-Alonso, and A. Nunez, "Integrated inductors modeling and tools for automatic selection and layout generation," in Proc. Int. Symp. Quality Electron. Des., Mar. 2002, pp. 400-404.
34. A. Watson, D. Melendy, P. Francis, K. Hwang, and A. Weisshaar, "A comprehensive compact-modeling methodology for spiral inductors in silicon-based RFICs," IEEE Trans. Microw. Theory Tech., vol. 52, no. 3, pp. 849-857, Mar. 2004.
35. A. Scuderi, T. Biondi, E. Ragonese, and G. Palmisano, "A lumped scalable model for silicon integrated spiral inductors," IEEE Trans. Circuits Syst. I, vol. 51, no. 6, pp. 1203-1209, Jun. 2004.
36. W. Kuhn, X. He, and M. Mojarradi, "Modeling spiral inductors in SOS processes," IEEE Trans. Electron Devices, vol. 51, no. 5, pp. 677-683, May 2004.
37. S. Mohan, M. del Mar Hershenson, S. Boyd, and T. Lee, "Simple accurate expressions for planar spiral inductances," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1419-1424, Oct. 1999.
38. Y. Koutsoyannopoulos and Y. Papananos, "Systematic analysis and modeling of integrated inductors and transformers in RF IC design," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 8, pp. 699-713, Aug. 2000.
39. W. Kuhn and N. Ibrahim, "Analysis of current crowding effects in multi-turn spiral inductors," IEEE Trans. Microw. Theory Tech., vol. 49, no. 1, pp. 31-38, Jan. 2001.
40. S. Jenei, B. Nauwelaers, and S. Decoutere, "Physics-based closed-form inductance expression for compact modeling of integrated spiral inductors," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 579-586, Jan. 2002.
41. Y. Cao, R. Groves, X. Huang, N. Zamdmer, J. Plouchart, R. Wachnik, T. King, and C. Hu, "Frequency-independent equivalent-circuit model for on-chip spiral inductors," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 419-426, Mar. 2003.
42. C. Yue and S. Wong, "Physical modeling of spiral inductors on silicon," IEEE Trans. Electron Devices, vol. 47, no. 3, pp. 560-568, Mar. 2000.
43. A. Nieuwoudt, M. S. McCorquodale, R. T. Borno, and Y. Massoud, "Efficient analytical modeling techniques for rapid integrated spiral inductor prototyping," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2005, pp. 274-277.
44. A. Nieuwoudt and Y. Massoud, "Efficient modeling of substrate eddy currents for integrated spiral inductor design automation," in Proc. IEEE Int. Midwest Symp. Circuits and Syst., Aug. 2005, pp. 1823-1826.
45. C. Wu, C. Tang, and S. Liu, "Analysis of on-chip spiral inductors using the distributed capacitance model," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1040-1044, Jun. 2003.
46. C. Yue and S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF IC's," IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 743-752, May 1998.
47. I. Bahl, Lumped Elements for RF and Microwave Circuits. Norwood, MA: Artech, 2003.
48. C. Audet and J. Dennis, "Mesh adaptive direct search algorithms for constrained optimization," Les Cahiers du GERAD, Montreal, QC, Canada, Tech. Rep. G-2004-04, 2004.
49. J. Nocedal and S. J. Wright, Numerical Optimization. New York: Springer-Verlag, 1999.
50. C. Hillermeier, Nonlinear Multiobjective Optimization. Basel, Switzerland: Birkhauser Verlag, 2000.