A lumped scalable model for silicon integrated spiral inductors

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 6, 2004, Pages 1203-1209

  Scuderi, Angelo ^a   Biondi, Tonio ^a   Ragonese, Egidio ^a   Palmisano, Giuseppe ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

Bipolar technology; Integrated inductors; Lumped model; Patterned ground shield

Indexed keywords

BIPOLAR TRANSISTORS; CIRCUIT RESONANCE; COMPUTER SIMULATION; ELECTRIC RESISTANCE; ELECTROMAGNETIC FIELD THEORY; SEMICONDUCTING SILICON;

LUMPED SCALABLE MODEL; SILICON BIPOLAR TECHNOLOGY; SILICON INTEGRATED SPIRAL INDUCTORS;

ELECTRIC INDUCTORS;

EID: 3042525260     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.829301     Document Type: Article

References (33)

1. D. K. Shaeffer and T. H. Lee, "A 1.5-V, 1.5 GHz CMOS low-noise amplifier," IEEE J. Solid-State Circuits, vol. 32, pp. 745-759, May 1997.
2. S. P. Voinigescu et al., "A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier," IEEE J. Solid-State Circuits, vol. 32, pp. 1430-1439, Sept. 1997.
3. G. Girlando and G. Palmisano, "Noise figure and impedance matching in RF cascode amplifiers," IEEE Trans. Circuits Syst. II, vol. 46, pp. 1388-1396, Nov. 1999.
4. J. Craninckx and M. Steyaert, "A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors," IEEE J. Solid-State Circuits, vol. 32, pp. 736-744, May 1997.
5. A. M. Niknejad, J. L. Tham, and R. G. Meyer, "Fully-integrated low phase noise bipolar differential VCOs at 2.9 and 4.4 GHz," in Proc. IEEE Eur. Solid-State Circuits Conf., 1999, pp. 198-201.
6. D. Ham, "Concepts and methods in optimization of integrated LC VCOs," IEEE J. Solid-State Circuits, vol. 36, pp. 896-908, June 2001.
7. M. A. Copeland, S. P. Voinigescu, D. Machesan, P. Popescu, and M. C. Maliepaard, "5-GHz SiGe HBT monolithic radio transceiver with tunable filtering," IEEE Trans. Microwave Theory Tech., vol. 48, pp. 170-181, Feb. 2000.
8. H. Samavati, H. R. Rategh, and T. H. Lee, "A 5-GHz CMOS wireless LAN receiver front end," IEEE J. Solid-State Circuits, vol. 35, pp. 765-772, May 2000.
9. W. Simburger, H.-D. Wohlmuth, P. Weger, and A. Heintz, "A monolithic transformer coupled 5 W silicon power amplifier with 59% PAE at 0.9 GHz," IEEE J. Solid-State Circuits, vol. 34, pp. 1881-1892, Dec. 1999.
10. F. Carrara, A. Scuderi, T. Biondi, and G. Palmisano, "A 1.8-GHz high-efficiency 34-dBm silicon bipolar power amplifier," IEEE Trans. Microwave Theory Tech., vol. 50, pp. 2963-2970, Dec. 2002.
11. R. A. Johnson, C. E. Chang, P. M. Asbeck, M. E. Wood, G. A. Garcia, and I. Lagnado, "Comparison of microwave inductors fabricated on silicon-on-sapphire and bulk silicon," IEEE Microwave Guided Wave Lett., vol. 6, pp. 323-325, Sept. 1996.
12. J.-B. Yoon, C.-H. Han, E. Yoon, and C.-K. Kim, "Monolithic high-Q overhang inductors fabricated in silicon and glass substrates," in Tech. Dig. IEEE Int. Electron Devices Meeting, 1999, pp. 753-756.
13. P. Pieters et al., "Accurate modeling of high-Q spiral inductors in thin-film multilayer technology for wireless telecommunication applications," IEEE Trans. Microwave Theory Tech., vol. 49, pp. 589-599, Apr. 2001.
14. J.-B. Yoon, Y.-S. Choi, B.-I. Kim, Y. Eo, and E. Yoon, "CMOS-compatible surface-micromachined suspended-spiral inductors for multi-GHz silicon RFICs," IEEE Electron Device Lett., vol. 23, pp. 591-593, Oct. 2002.
15. M. Yamaguchi, T. Kuribara, and K.-I. Arai, "Two-port ferromagnetic RF integrated inductor," in Dig. IEEE MTT-S Int. Microwave Symp., 2002, pp. 197-200.
16. D. Kelly and F. Wright, "Improvements to performance of spiral inductors on insulator," in Dig. IEEE MTT-S Int. Microwave Symp., 2002, pp. 541-543.
17. P. Arcioni, R. Castello, L. Perregrini, E. Sacchi, and F. Svelto, "An innovative modelization of loss mechanism in silicon integrated inductors," IEEE Trans. Circuits Syst. II, vol. 46, p. 1453-1460, Dec. 1999.
18. C. P. Yue and S. S. Wong, "Physical modeling of spiral inductors on silicon," IEEE Trans. Electron Devices, vol. 47, pp. 560-568, Mar. 2000.
19. D. Melendy, P. Francis, C. Pichler, K. Hwang, G. Srinivasan, and A. Weisshaar, "A new wide-band compact model for spiral inductors in RFICs," IEEE Electron Devices Lett., vol.23, pp. 273-275, May 2002.
20. J. R. Long and M. A. Copeland, "The modeling, characterization, and design of monolithic inductors for silicon RF ICs," IEEE J. Solid-State Circuits, vol. 32, pp. 357-368, Mar. 1997.
21. A. M. Niknejad and R. G. Meyer, "Analysis, design and optimization of spiral inductors and transformers for Si RF ICs," IEEE J. Solid-State Circuits, vol. 33, pp. 1470-1481, Oct. 1998.
22. Y. K. Koutsoyannopoulos and Y. Papananos, "Systematic analysis and modeling of integrated inductors and transformer in RF IC design," IEEE Trans. Circuits Syst. II, vol. 47, pp. 699-712, Aug. 2000.
23. S. R. Kythakyapuzha and W. B. Kuhn, "Modeling of inductors and transformers," in Tech. Dig. IEEE RFIC Symp., 2001, pp. 283-286.
24. M. Park et al., "Frequency-dependent series resistance of monolithic spiral inductors," IEEE Microwave Guided Wave Lett., vol. 9, pp. 514-516, Dec. 1999.
25. W. B. Kuhn and N. M. Ibrahim, "Analysis of current crowding effects in multiturn spiral inductors," IEEE Trans. Microwave Theory Tech., vol. 49, pp. 31-38, Jan. 2001.
26. F. Mernyei, F. Darrer, M. Pardoen, and A. Sibrai, "Reducing the substrate losses of RF integrated inductors," IEEE Microwave Guided Wave Lett., vol. 8, pp. 300-301, Sept. 1998.
27. C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF ICs," IEEE J. Solid-State Circuits, vol. 33, pp. 743-752, May 1999.
28. S. M. Yim, T. Chen, and K. K. O, "The effect of a ground shield on the characteristics and performance of spiral inductors," IEEE J. Solid-State Circuits, vol. 37, pp. 237-244, Feb. 2002.
29. K. Kim and K. O, "Characteristics of an integrated spiral inductor with an underlying n-well," IEEE Trans. Electron Devices, vol. 44, pp. 1565-1567, Sept. 1997.
30. M. Niknejad and R. G. Meyer, "Analysis of Eddy-currents over conductive substrates with application to monolithic inductors and transformers," IEEE Trans. Microwave Theory Tech., vol. 49, pp. 166-167, Jan. 2001.
31. Y. Eo and W. R. Eisenstadt, "High-speed VLSI interconnect modeling based on S-parameter measurements," IEEE Trans. Components, Hybrids, Manufact., vol. 16, pp. 555-562, Aug. 1993.
32. S. S. Mohan, M. del Mar Hershenson, S. P. Boyd, and T. H. Lee, "Simple accurate expression for planar spiral inductances," IEEE J. Solid-State Circuits, vol. 34, pp. 1419-1424, Oct. 1999.
33. M. Pfost, H.-M. Rein, and T. Holztwarth, "Modeling substrate effects in the design of high-speed Si-bipolar ICs," IEEE J. Solid-State Circuits, vol. 31, pp. 1493-1501, Oct. 1996.