Robust automated synthesis methodology for integrated spiral inductors with variability

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 502-507

  Nieuwoudt, Arthur ^a   Massoud, Yehia ^a  

^a Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; CONSTRAINT THEORY; ELECTRIC INDUCTORS; ERROR ANALYSIS; OPTIMIZATION; ROBUSTNESS (CONTROL SYSTEMS);

DESIGN CONSTRAINTS; MODEL VARIATIONS; PARETO SURFACES; SPIRAL INDUCTORS;

COMPUTER AIDED DESIGN;

EID: 33751412535     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560119     Document Type: Conference Paper

References (15)

1. A. Nieuwoudt and Y. Massoud, "Multi-level Approach for Integrated Spiral Inductor Optimization," in Proceedings of the IEEE/ACM Design Automation Conference, DAC 05, June 2005, pp. 648-651.
2. A. Niknejad and R. Meyer, Design, Simulation and Applications of Inductors and Transformers for Si RF ICs. Kluwer Academic Publishers, 2000.
3. N. Talwalkar, C. Yue, and S. Wong, "Analysis and Synthesis of On-Chip Spiral Inductors," IEEE Transactions on Electron Devices, pp. 176 -182, February 2005.
4. M. del Mar Hershenson, S. Mohan, S. Boyd, and T. Lee, "Optimization of Inductor Circuits via Geometric Programming," in Proceedings of the IEEE/ACM Design Automation Conference, DAC 99, June 1999.
5. J. Kim, J. Lee, L. Vandenberghe, and C.-K. Yang, "Techniques for Improving the Accuracy of Geometric-Programming Based Analog Circuit Design Optimization," in Proceedings of the IEEE International Conference on Computer Aided Design, November 2004.
6. Y. Zhan and S. Sapatnekar, "Optimization of Integrated Spiral Inductors Using Sequential Quadratic Programming," in Proceedings of Design, Automation and Test in Europe Conference and Exhibition, January 2004, pp. 622 - 627.
7. T. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge U.P., 2003.
8. K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif, and S. Vrudhula, "Variational Delay Metrics for Interconnect Timing Analysis," in Proceedings of the IEEE/ACM Design Automation Conference, DAC 04, June 2004.
9. S. Nassif, "Modeling and analysis of manufacturing variations," in Proceedings of the IEEE Custom Integrated Circuits Conference, May 2001.
10. A. Nieuwoudt, M. S. McCorquodale, R. T. Borno, and Y. Massoud, "Efficient Analytical Modeling Techniques for Rapid Integrated Spiral Inductor Prototyping," in Proceedings of the IEEE Custom Integrated Circuits Conference, September 2005.
11. C. Wu, C. Tang, and S. Liu, "Analysis of On-Chip Spiral Inductors Using the Distributed Capacitance Model," IEEE Journal of Solid-State Circuits, vol. 38, no. 6, pp. 1040 - 1044, June 2003.
12. Y. Eo and W. Eisenstadt, "High-Speed Interconnect Modeling Based on Interconnect Measurements," IEEE Transactions on Components, Hybrids, and Manufacturing, pp. 555 - 562, August 1993.
13. C. Yue and S. Wong, "Physical Modeling of Spiral Inductors on Silicon," IEEE Transactions on Electron Devices, pp. 560 - 568, March 2000.
14. A. Nieuwoudt and Y Massoud, "Accurate Closed-Form Expressions for Efficiently Modeling Multi-Layer Substrate Eddy Currents for Integrated Spiral Inductors," in IEEE International Midwest Symposium on Circuits and Systems, August 2005.
15. C. Hillermeier, Nonlinear Multiobjective Optimization. Birkhauser Verlag, 2000.