Integrated inductors modeling and tools for automatic selection and layout generation

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2002-January, Issue , 2002, Pages 400-404

  Sendra, J R ^a,b   Del Pino, J ^a,b   Hernandez A ^a,b   Hernandez J ^b   Aguilera, J ^b,d   Garcia Alonso A ^b,c   Nunez, A ^a,b  

^a UNIVERSITY OF LAS PALMAS DE GRAN CANARIA   (Spain)

^b INCIDE Canary SL ^*  (Spain)

^c CEIT   (Spain)

^d UNIVERSITY OF NAVARRA   (Spain)

Author keywords

Equations; Equivalent circuits; Frequency; Inductors; Integrated circuit measurements; Measurement standards; Predictive models; Silicon; Spirals; Standards development

Indexed keywords

ELECTRIC INDUCTORS; SILICON; STANDARDIZATION;

EQUATIONS; FREQUENCY; INTEGRATED CIRCUIT MEASUREMENTS; MEASUREMENT STANDARDS; PREDICTIVE MODELS; SPIRALS; STANDARDS DEVELOPMENT;

EQUIVALENT CIRCUITS;

EID: 84948469030     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2002.996779     Document Type: Conference Paper

References (10)

1. L.E. Larson, M. Case, S. Rosenbaum, D. Rensh, "Si/SiGe HBT Technology for Low Cost Monolithic Microwave Integrated Circuits," Proc. 1996 International Solid State Circuits Conference, pp. 80-81, 1996.
2. M. Ozgur, M.E. Zaghloul, and M. Gaitan, "High Q backside micromachined CMOS inductors," Proc. 1999 IEEE International Symposium on Circuits and Systems, vol. 2, pp. 577-580, 1999.
3. K. B. Ashby, I. A. Koullias, W. C. Finley, J. J. Bastek and S. Moinian, "High Q Inductors for Wireless Applications in a Complementary Silicon Bipolar Process," IEEE Journal of Solid-State Circuits, vol. 31, no. 1, pp. 4-9, 1996.
4. Ali M. Niknejad, Analysis, Simulation, and Applications of Passive Devices on Conductive Substrates, Ph.D. Dissertation. University Of California at Berkeley. April 2000.
5. J. Craninckx, M. S. J. Steyaert, "A 1.8 GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors," IEEE Journal of Solid-State Circuits, vol. 32, no. 5, pp. 736-744, May. 1997.
6. C. P. Yue, C. Ryu, J. Lau, T. H. Lee and S. S. Wong, "A Physical Model for Planar Spiral Inductors on Silicon," in 1996 Int. Electron Dev. Meeting Dig. Tech. Papers, pp.155-158, Dec. 1996.
7. Thomas H. Lee "The Design of CMOS RF Integrated Circuits," Cambridge University Press, 1998, pp. 34-57.
8. www.cadence.com
9. J. A. Power, S. C. Kelly, E. C. Griffith and M. O'Neill, "An Investigation of On-Chip Spiral Inductors on a 0.6 μm BiCMOS Technology for RF Applications," Proc. IEEE 1999 Int. Conf. on Microelectronics Test Structures, vol. 12, pp. 18-23, Mar. 1999.
10. Javier del Pino, "Physically based improvement of integrated inductor model". Internal report, 2001.