Recent advances in high-speed serial I/O trends, standards and techniques

Canadian Conference on Electrical and Computer Engineering

Volumn 2005, Issue , 2005, Pages 1292-1295

  Noel, Peter ^a   Zarkeshvari, Farhad ^a   Kwasniewski, Tad ^a  

^a CARLETON UNIVERSITY   (Canada)

Author keywords

Advanced switching; High speed data; PCI express; Rapid I O; Serial I O

Indexed keywords

ADVANCED SWITCHING; HIGH SPEED DATA; PCI EXPRESS; RAPID I/O; SERIAL I/O;

DATA TRANSFER; INTERFACES (COMPUTER); NETWORK PROTOCOLS; NETWORKS (CIRCUITS); TRANSCEIVERS;

INDUSTRIAL MANAGEMENT;

EID: 33751316041     PISSN: 08407789     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CCECE.2005.1557213     Document Type: Conference Paper

References (26)

1. Sam Fuller, "RapidIO, The Embedded System Interconnect", John Wiley and Sons, New York, 2005.
2. "UxPI, Unified 10 Gbps Physical-layer Initiative, Executive Overview", www.uxpi.org
3. Sonntag et al. "An Adaptive PAM-4 5Gb/s Backplane Transceiver in 0.25um CMOS," IEEE CICC, pp. 363-366, May, 2002.
4. S. Wu et al., "Design of a 6.25Gb/s Backplane SerDes with TOP-down Design Methodology," DesignCon2004, Feb., 2004.
5. J. L. Zerbe et al., "Equalization and Clock Recovery for a 2.5-10-Gb/s 2-PAM/4-PAM Backplane Transceiver Cell," IEEE J. Solid-State Circuits, vol. 38, pp. 2121-2130, Dec., 2003.
6. K. Yamaguchi, "12Gb/s Duobinary Signaling with x2 Oversampled Edge Equalization,"IEEE ISSCC Dig.Tech.Papers, Feb.2004, pp. 70-71.
7. J. G. Proakis, Digital Communications, 4th ed. New York: McGraw-Hill, 2001.
8. S. U. H. Qureshi, "Adaptive equalization," Proc. IEEE, vol. 73, pp. 1349-1387, Sept. 1985.
9. M.E. Austin, "Decision-feedback equalization for digital communication over dispersive channels," M.I.T. LL, Aug. 1967.
10. P. Landman, "A Transmit Architecture with 4-Tap Feedforward Equalization for 6.25/12.5Gb/s Serial Backplane Communications," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 66-67.
11. N. Krishnapura, "A 5Gb/s NRZ Transceiver with Adaptive Equalization for Backplane Transmission," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 60-61.
12. K. Han and R. Spencer, "Comparison of different detection techniques for digital magnetic recording channels," IEEE Trans. Magn., pp.1128-1133, Mar. 1995.
13. P. S. Bednarz, N. P. Sands, C. S. Modlin, S. C. Lin, I. Lee, and J. M. Cioffi, "Performance evaluation of an adaptive RAM-DFE read channel," IEEE Trans. Magn., pp. 1121-1127, Mar. 1995.
14. C. Belfiore and J. Park, Jr., "Decision feedback equalization," Proc.IEEE, vol. 67, pp. 1143-1156, Aug. 1979.
15. M. Sorna, "A 6.4Gb/s CMOS SerDes Core with Feedforward and Decision-Feedback Equalization," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 62-63.
16. D. Yokoyama-Martin, "A 0.6 to 9.6Gb/s Binary Backplane Transceiver Core in 0.13μm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 64-65.
17. R. Payne, "A 6.25Gb/s Binary Adaptive DFE with First Post-Cursor Tap Cancellation for Serial Backplane Communications," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 68-69.
18. Lei Lin, Peter Noel and Tad Kwasniewski, "Implementing a Digitally Synthesized Adaptive Pre-emphasis Algorithm for use in a High-Speed Backplane Interconnection, CCECE 2004, Niagara Falls
19. J. Zerbe et al., "Comparison of adaptive and non-adaptive equalization methods in high-performance backplanes," DesignCon 2004, Feb. 2004.
20. S. Gondi, "A 10Gb/s CMOS Adaptive Equalizer for Backplane Applications," IEEE ISSCC Dig. Tech. Papers, Feb.2004, pp. 328-329.
21. R. Kollipara et al., "Comparison of adaptive and non-adaptive equalization methods in high-performance backplanes," DesignCon 2004, Feb. 2004.
22. P. Larsson, "An off set-cancelled CMOS clock-recovery/demux with a half-rate linear phase detector for 2.5 Gb/s optical communication," IEEE ISSCC Dig. Tech. Papers, Feb.2001, pp.74-75.
23. S. B. Anand and B. Razavi, "A CMOS clock recovery circuit for 2.5 Gb/s NRZ data," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 432-439, Mar. 2001.
24. S.-H. Lee et al., "A 5-Gb/s 0.25-um CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1822-1830, Dec. 2002.
25. M. Fukaishi et al., "A 20-Gb/s CMOS multichannel transmitter and receiver chip set for ultra-high-resolution digital displays," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1611-1618, Nov. 2000.
26. R. Walker, "Designing Bang-bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems," Phase-Locking in High-Performance Systems, IEEE Press, pp. 34-45, 2003.