Statistical timing analysis using levelized covariance propagation considering systematic and random variations of process parameters

ACM Transactions on Design Automation of Electronic Systems

Volumn 11, Issue 4, 2006, Pages 848-879

  Kang, Kunhyuk ^a   Paul, Bipul C ^b,c   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

^b Toshiba America Research   (United States)

^c Toshiba America Research Inc   (United States)

Author keywords

Process variation; Spatial correlation; Statistical timing analysis

Indexed keywords

EID: 33750969691     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1179461.1179464     Document Type: Article

References (26)

1. AGARWAL, A., BLAAUW, D., ZOLOTOV, V., SUNDARESWARAN, S., ZHAO, M., GALA, K., AND PANDA, R. 2002. Path-Based statistical timing analysis considering inter- and intra-die correlations. In Proceedings of the TAU Conference.
2. AGARWAL, A., ZOLOTOV, V., AND BLAAUW, D. 2003. Statistical timing analysis using bounds and selective enumeration. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 22, 1243-1260.
3. BERKELAAR, M. 1997. Statistical delay calculation, a linear time method. In Proceedings of the TAU Conference.
4. BERKELEY. 1996. Predictive Technology Model, http://www-device.eecs. berkeley.edu/~ptm.
5. BORKAR, S., KARNIK, T., NARENDRA, S., TSCHANZ, J., KESHAVARZI, A., AND DE, V. 2003. Parameter variations and impact on circuits and micro architecture. In Proceedings of the Design Automation Conference. 338-342.
6. BOWMAN, K. A., DUVALL, S. G., AND MEINDL, J. D. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 37, 2, 183-190.
7. CHANG, E., STINE, B., MAUNG, T., DIVECHA, R., BONING, D., CHUNG, J., CHANG, K., RAY, G., BRADBURY, D., NAKAGAWA, O. S., OH, S., AND BARTELINK, D. 1995. Using a statistical metrology framework to identify systematic and random sources of die- and wafer-level ILD thickness variation in CMP processes. In Proceedings of the International Electron Devices Meeting. 499-502.
8. CHANG, H. AND SAPATNEKAR, S. S. 2003. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 621-625.
9. CLARK, C. E. 1961. The Greatest of a Finite Set of Random Variable, vol. 9. Operations Research, 85-91.
10. DEVGAN, A. AND KASHYAP, C. 2003. Block-Based static timing analysis with uncertainty. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 607-614.
11. GUPTA, P. AND HENG, F. 2004. Toward a systematic-variation aware timing methodology. In Proceedings of the Design Automation Conference. 321-326.
12. HITCHCOCK, R. B. 1982. Timing verification and the timing analysis problem. In Proceedings of the ACM Design Automation Conference. 594-604.
13. JESS, J. A. G., KALAFALA, K., NAIDU, S. R., OTTEN, R. H. J. M., AND VISWESWARIAH, C. 2003. Statistical timing for parametric yield prediction of digital integrated circuits. In Proceedings of the Design Automation Conference. 932-937.
14. JOUPPI, N. P. 1987. Timing analysis and performance improvement of MOS VLSI design. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 6, 650-665.
15. JYU, H. F., MALIK, S., DEVADAS, S., AND KEUTZER, K. W. 1993. Statistical timing analysis of combinational logic circuits. IEEE Trans. VLSI Syst. 1, 126-137.
16. LE, J., LI, X., AND PILEGGI, L. T. 2004. STAC: Statistical timing analysis with correlation. In Proceedings of the Design Automation Conference. 343-348.
17. MCWILLIAMS, T. M. 1980. Verification of timing constraints on large digital systems. In Proceedings of the 17th Design Automation Conference. 139-147.
18. NASSIF, S. R. 2001. Modeling and analysis of manufacturing variations. In Proceedings of the Custom Integrated Circuits Conference. 223-228.
19. ORSHANSKY, M., MILOR, L., CHEN, P., KEUTZER, K., AND HU, C. 1997. Intrinsic MOSFET parameter fluctuations due to random dopant placement. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 5, 369-376.
20. PAPOULIS, A. 1991. Probability, Random Variables, and Stochastic Processes, 3rd Ed. McGraw-Hill, New York.
21. RUBINSTEIN, R. Y. 1981. Simulation and the Monte Carlo Method. John Wiley and Sons, New York.
22. SAKURAI, T. AND NEWTON, R. 1991. Delay analysis of series-connected MOSFET circuits. IEEE J. Solid-State Circ., 122-131.
23. TANG, X., DE, V., AND MEINDL, J. D. 1997. Intrinsic MOSFET parameter fluctuations due to random dopant placement. IEEE Trans. VLSI Syst. 5, 369-376.
24. TAUR, Y. AND NING, T. H. 1998. Fundamentals of Modern VLSI Devices. Cambridge University Press, New York.
25. VISWESWARIAH, C. 2003. Death, taxes and failing chips. In Proceedings of the Design Automation Conference. 343-347.
26. VISWESWARIAH, C., RAVINDRAN, K., KALAFALA, K., WALKER, S. G., AND NARAYAN, S. 2004. First-Order incremental block-based statistical timing analysis. In Proceedings of the Design Automation Conference. 331-336.