A unified theory of timing budget management

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 11, 2006, Pages 2364-2374

  Ghiasi, Soheil ^a,b   Bozorgzadeh, Elaheh ^a,c   Hoang, Po Kuan ^a,b   Jafari, Roozbeh ^a,d   Sarrafzadeh, Majid ^a,d  

^a IEEE   (United States)

^b University of California Davis   (United States)

^c Irvine   (United States)

^d Engineering IV   (United States)

Author keywords

Implementation selection; Slack distribution optimal algorithm; Time budgeting

Indexed keywords

IMPLEMENTATION SELECTION; SLACK DISTRIBUTION OPTIMAL ALGORITHM; TEST BENCHES; TIMING BUDGET MANAGEMENT;

ALGORITHMS; COMBINATORIAL CIRCUITS; DATA ACQUISITION; FIELD PROGRAMMABLE GATE ARRAYS; POLYNOMIAL APPROXIMATION; PROBLEM SOLVING;

INTEGRATED CIRCUITS;

EID: 33750598417     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.873901     Document Type: Article

References (36)

1. A. Kahng, S. Mantik, and I. L. Markov, "Min-Max placement for large-scale timing optimization," in Proc. ACM Int. Symp. Phys. Design, 2002, pp. 143-148.
2. A. Srivastava, "Simultaneous Vt selection and assignment for leakage optimization," in Proc. Int. Symp. Low Power Electron. Design, 2003, pp. 146-151.
3. C. Chen, E. Bozorgzadeh, A. Srivastava, and M. Sarrafzadeh, "Budget management with applications," Algorithmic, vol. 34, no. 3, pp. 261-275, Jul. 2002.
4. C. Chen, X. Yang, and M. Sarrafzadeh, "Potential slack: An effective metric of combinational circuit performance," in Proc. ACM/IEEE Int. Conf. Computer-Aided Design, 2000, pp. 198-201.
5. C. Kuo and A. C. H. Wu, "Delay budgeting for a timing-closure-design method," in Proc. ACM/IEEE Int. Conf. Computer-Aided Design, 2000, pp. 202-207.
6. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "MediaBench: A tool for evaluating and synthesizing multimedia and communications systems," in Proc. Int. Symp. Microarchitecture, 1997, pp. 330-335.
7. C. Yeh and M. Marek-Sadowska, "Delay budgeting in sequential circuit with application on FPGA placement," in Proc. ACM/IEEE Design Automation Conf., 2003, pp. 202-207.
8. D. Kagaris and S. Tragoudas, "Maximum independent sets on transitive graphs and their applications in testing and CAD," in Proc. Int. Conf. Computer-Aided Design, 1997, pp. 736-740.
9. G. B. Dantzig, Linear Programming and Extensions. Princeton, NJ: Princeton Univ. Press, 1963.
10. E. Boros, P. Hammer, and R. Shamir, "A polynomial algorithm for balancing acyclic data flow graphs," IEEE Trans. Comput., vol. 41, no. 11, pp. 1380-1385, Nov. 1992.
11. E. Boros, P. Hammer, M. Hartmann, and R. Shamir, "Balancing problems in acyclic networks," Discr. Appl. Math., vol. 49, no. 1-3, pp. 77-93, Mar. 1994.
12. E. Bozorgzadeh, S. Ghiasi, A. Takahashi, and M. Sarrafzadeh, "Optimal integer delay budgeting on directed acyclic graphs," in Proc. Design Automation Conf., Jun. 2003, pp. 920-925.
13. _, "Optimal integer delay budget assignment on directed acyclic graphs," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 23, no. 8, pp. 1184-1199, Aug. 2004.
14. E. Felt, E. Charbon, E. Malavasi, and A. Sangiovanni-Vincentelli, "An efficient methodology for symbolic compaction of analog IC's with multiple symmetry constraints," in Proc. Conf. Eur. Design Automation, Nov. 1992, pp. 148-153.
15. F. Xie, M. Martonosi, and S. Malik, "Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling," ACM Trans. Archit. Code Optimization, vol. 1, no. 3, pp. 323-367, Sep. 2004.
16. H. R. Lin and T. Hwang, "Power reduction by gate sizing with path-oriented slack calculation," in Proc. IEEE ASPDAC, 1995, pp. 7-12.
17. Xilinx Inc., (2006). Xilinx Documentations and Online Manuals. [Online]. Available: http://www.xilinx.com
18. J. Luo and N. Jha, "Battery-aware static scheduling for distributed real-time embedded systems," in Proc. IEEE/ACM Design Automation Conf., 2001, pp. 444-449.
19. J. F. Lee and D. T. Tang, "VLSI layout compaction with grid and mixed constraints," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. CAD-6, no. 5, pp. 903-910, Sep. 1987.
20. M. Sarrafzadeh, D. Knol, and G. E. Tellez, "Unification of budgeting and placement," in Proc. ACM/IEEE Design Automation Conf., Jun. 1997, pp. 758-761.
21. M. D. Smith and G. Holloway. (2005). "An introduction to machine SUIF and its portable libraries for analysis and optimization," Division Eng. Appl. Sci., Harvard Univ. Cambridge, MA. [Online]. Available: http://www.eecs.harvard.edu/hube/software/nci/overview.html
22. M. Sarrafzadeh, D. A. Knol, and G. E. Tellez, "A delay budgeting algorithm ensuring maximum flexibility in placement," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 16, no. 11, pp. 1332-1341, Nov. 1997.
23. M. W. Hall, J. M. Anderson, S. P. Amarasinghe, B. R. Murphy, L. Shih-Wei, E. Bugnion, and M. S. Lam, "Maximizing multiprocessor performance with the SUIF compiler," Computer, vol. 29, no. 12, pp. 84-89, Dec. 1996.
24. O. Coudert, "Timing and design closure in physical design flows," in Proc. IEEE Int. Symp. Quality Electron. Des., 2002, pp. 511-516.
25. P. Girard, C. Landrault, S. Pravossoudovitch, and D. Severac, "A gate resizing technique for high reduction in power consumption," in Proc. Int. Symp. Low Power Electron. Design, 1997, pp. 281-286.
26. T. Magnanti, R. Ahuja, and J. Orlin, Network Flows: Theory, Algorithms, and Applications. Englewood Cliffs, NJ: Prentice-Hall, 1993.
27. R. Nair, C. Berman, P. Hauge, and E. Yoffa, "Generation of performance constraints for layout," IEEE Trans, Comput.-Aided Design Integr. Circuits Syst., vol. 8, no. 8, pp. 860-874, Aug. 1989.
28. S. Bakshi and D. Gajski, "Component selection for high-performance pipelines," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 4, no. 2, pp. 181-194, Jun. 1996.
29. S. Ghiasi, "Efficient implementation selection via time budgeting: Complexity analysis and leakage optimization case study," in Proc. Int. Conf. Computer Design, 2005, pp. 127-129.
30. S. Ghiasi, E. Bozorgzadeh, S. Choudhury, and M. Sarrafzadeh, "A unified theory of timing budget management," in Proc, IEEE/ACM Int. Conf. Computer-Aided Design, 2004, pp. 653-659.
31. S. Ghiasi, K. Nguyen, E. Bozorgzadeh, and M. Sarrafzadeh, "On computation and resource management in networked embedded systems," in Proc. Int. Conf. Parallel Distrib. Computer Syst., 2003, pp. 445-451.
32. S. Raje and M. Sarrafzadeh, "Scheduling with multiple voltages," Integration, vol. 23, no. 1, pp. 37-59, Oct. 1997.
33. R. Rivest, T. Cormen, and C. Leiserson, An Introduction to Algorithms. Cambridge, MA: MIT Press, 1990.
34. T. Kong, "A novel net weighting algorithm for timing-driven placement," in Proc. ACM/IEEE Int. Conf. Computer-Aided Design, 2002, pp. 172-176.
35. W. Zhang, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, D. Duarte, and Y. Tsai, "Exploiting VLIW schedule slacks for dynamic and leakage energy reduction," in Proc. ACM/IEEE Int. Symp. Microarchitecture, 2001, pp. 102-113.
36. Y. Liao and C. K. Wong, "An algorithm to compact a VLSI symbolic layout with mixed constraints," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. CAD-2, no. 2, pp. 62-69, Apr. 1983.