Efficient implementation selection via time budgeting: Complexity analysis and leakage optimization case study

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn 2005, Issue , 2005, Pages 127-129

  Ghiasi, Soheil ^a  

^a University of California Davis   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

GATE-LEVEL THRESHOLD VOLTAGE; IMPLEMENTATION SELECTION; OPTIMAL ALGORITHM; TIME BUDGETING;

ALGORITHMS; LARGE SCALE SYSTEMS; OPTIMAL SYSTEMS; OPTIMIZATION; PROBLEM SOLVING; THRESHOLD VOLTAGE;

BUDGET CONTROL;

EID: 33747386295     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2005.44     Document Type: Conference Paper

References (20)

1. B. J. Shau, D.L. Scharfetter, P.K. Ko, M.C. Jeng. "BSIM: Berkeley short-channel IGFET model for MOS transistors". IEEE Journal of Solid-State Circuits, 22(4):558-566, 1987.
2. C. Chen, M. Sarrafzadeh. "Power Reduction by Simultaneous Voltage Scaling and Gate Sizing". In Asia South Pacific Design Automation Conference, pages 333-338, 2000.
3. C. Kuo and A. C.H. Wu. "Delay Budgeting for a Timing-Closure-Design Method". In ACM/IEEE International Conference on Computer-Aided Design, pages 202-207, 2000.
4. C. Yeh and M. Marek-Sadowska. "Delay Budgeting in Sequential Circuit with Application on FPGA Placement". In ACM/IEEE Design Automation Conference, 2003.
5. E. Boros, P. Hammer and R. Shamir. "A Polynomial Algorithm for Balancing Acyclic Data Flow Graphs". IEEE Trans. Computers, 41(11):1380-1385, 1992.
6. E. Bozorgzadeh, S. Ghiasi, A. Takahashi and M. Sarrafzadeh. "Optimal Integer Delay Budgeting on Directed Acyclic Graphs". In Design Automation Conference, June 2003.
7. E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, A.L. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. Memorandum No. UCB/ERL M92/41, Department of EECS. UC Berkeley, May 1992.
8. F. Xie, M. Martonosi, and S. Malik. "Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling". ACM Transactions of Architecture and Code Optimization, 1(3):323-367, 2004.
9. Q. Wang, S. Vrudhula. "Static power optimization of deep submicron CMOS circuits for dual VT technology". In IEEE/ACM International Conference on Computer-Aided Design, pages 490-496, 1998.
10. T. Magnanti R. Ahuja and J. Orlin. Network Flows: Theory, Algorithms, and Applications. Prentice Hall, 1993.
11. R. Nair, C. Berman, P. Hauge and E. Yoffa. "Generation of Performance Constraints for Layout". IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 8:850-874, August 1989.
12. R.X. Gu, M.I. Elmasry. "Power Dissipation Analysis and Optimization of Deep Submicron CMOS Digital Circuits". IEEE Journal of Solid-State Circuits, 31(5):707-713, 1996.
13. S. Ghiasi, E. Bozorgzadeh, S. Choudhury, M. Sarrafzadeh. "A Unified Theory of Timing Budget Management". In IEEE/ACM International Conference on Computer-Aided Design, pages 653-659, 2004.
14. S. Ghiasi, K. Nguyen, E. Bozorgzadeh, and M. Sarrafzadeh. "On Computation and Resource Management in Networked Embedded Systems". In International Conference on Parallel and Distributed Computing and Systems, pages 445-451, 2003.
15. S.Raje, and M. Sarrafzadeh. "Scheduling with multiple voltages". Integration, 23(1):37-59, 1997.
16. R. Rivest T. Cormen, C. Leiserson. An introduction to algorithms. MIT Press, 1990.
17. t Selection and Assignment for Leakage Optimization". IEEE Transactions on VLSI Systems, 13(6):762-765, 2005.
18. V. Sundararajan, K. Parhi. "Low power synthesis of dual threshold voltage CMOS VLSI circuits". In International Symposium on Low Power Electronics and Design, pages 139-144, 1999.
19. W. Zhang, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, D. Duarte, and Y.Tsai. "Exploiting VLIW Schedule Slacks for Dynamic and Leakage Energy Reduction". In ACM/IEEE International Symposium on Microarchitecture, 2001.
20. Y. Liao and C. K. Wong. "An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints". IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2(2), April 1983.