Scheduling with multiple voltages

Integration, the VLSI Journal

Volumn 23, Issue 1, 1997, Pages 37-59

  Raje, Salil ^a   Sarrafzadeh, M ^a  

^a Northwestern University   (United States)

Author keywords

Behavioral synthesis; Data flow graph; Low power design; Multiple voltages; Scheduling

Indexed keywords

ALGORITHMS; CONSTRAINT THEORY; ELECTRIC POWER SUPPLIES TO APPARATUS; LOGIC DESIGN; SCHEDULING; VLSI CIRCUITS;

BEHAVIORAL SYNTHESIS; DATA FLOW GRAPH; HIGH LEVEL SYNTHESIS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0031247931     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9260(97)00013-8     Document Type: Article

References (17)

1. J. Monteiro, A. Devadas, A. Ghosh, Retiming sequential circuits for low power, Proc. IEEE ICCAD-93, November 1993, pp. 398-402.
2. M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, M. Papaefthymiou, Precomputation-based sequential logic optimization for low power, IEEE Trans. VLSI Systems 2 (4) (1994) 426-436.
3. K. Roy, S. Prasad, SYCLOP: synthesis of CMOS logic for low power applications, Proc. Int. Conf. on computer design: VLSI in Computers and processors, October 1992, pp. 464-467.
4. A.P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, R.W. Brodersen, Optimizing power using transformations, IEEE Trans. CAD 14 (1) (1995) 12-31.
5. S. Devadas, S. Malik, Tutorial: a survey of optimizing techniques targeting low power VLSI ciruits, Proc. IEEE Design Automation Conf., June 1995.
6. E. Musoll, J. Cortadella, High-level synthesis techniques for reducing the activity of functional units, Proc. Int. Symp. on low power design, April 1995, pp. 99-104.
7. A. Raghunathan, N.K. Jha, Behavioral synthesis for low power, in: Proc. ICCD, November 1994.
8. A. Dasgupta, R. Karri, Simultaneous scheduling and binding for power minimization during microarchitecture synthesis, Proc. Int. Symp. on Low Power Design, April 1995, pp. 69-74.
9. J.M. Chang, M. Pedram, Register allocation and binding for low power, Proc. IEEE Design Automation Conf., June 1995.
10. L. Goodby, A. Orailoglu, P.M. Chau, Microarchitectural synthesis of performance-constrained, low-power designs, Proc. Int. Conf. on Computer Design, October 1994, pp. 323-326.
11. L.S. Nielsen, J. Sparso, Low-power operation using self-timed circuits and adaptive scaling of the supply voltage, Proc. Int. Workshop on Low Power Design, April 1994, pp. 99-104.
12. L.S. Nielsen, C. Niessen, J. Sparso, K.V. Berkel, Low-power operation using self-timed circuits and adaptive scaling of the supply voltage, IEEE Trans. VLSI Systems 2 (4) (1994) 391-397.
13. K. Usami, M. Horowitz, Clustered voltage scaling technique for low-power design, in: Proc. Int. Symp. on Low Power Design, April 1995, pp. 3-8.
14. R.H. Mohring, in: I. Rival (Ed.), Graphs and Orders: the Role of Graphs in the Theory of Ordered Sets and Its Applications, D. Reidel, New York, 1984, pp. 41-101.
15. T.C. Hu, Parallel sequencing and assembly line problems, Oper. Res. 9 (A5.2) (1961) 841-848.
16. A. Chandrakasan, S. Sheng, R. Brodersen, Low-power CMOS digital design, IEEE J. Solid-state Circuit (1992) 473-484.
17. R.A. Walker, R. Camposano, A Survey of High-Level Synthesis Systems, Kluwer, Hingham, MA, 1991.