Budget management with applications

Algorithmica (New York)

Volumn 34, Issue 3, 2002, Pages 261-275

  Chen, Chunhong ^a   Bozorgzadeh, Elaheh ^b   Srivastava, Ankur ^b   Sarrafzadeh, Majid ^b  

^a UNIVERSITY OF WINDSOR   (Canada)

^b University of California   (United States)

Author keywords

Budget management; Directed acyclic graphs; Maximum independent set; Slack assignment; Timing constraints; Transitive graphs; VLSI CAD

Indexed keywords

ALGORITHMS; BUDGET CONTROL; POLYNOMIALS; PROBLEM SOLVING;

TRANSITIVE GRAPHS;

GRAPH THEORY;

EID: 0043151300     PISSN: 01784617     EISSN: None     Source Type: Journal    
DOI: 10.1007/s00453-002-0964-7     Document Type: Article

References (13)

1. R. Nair, C. L. Berman, P. S. Hauge, and E. J. Yoffa, Generation of Performance Constraints for Layout, IEEE Transactions on Computer-Aided Design, CAD-8(8):860-874, August 1989.
2. T. Gao, P. M. Vaidya, and C. L. Liu, A New Performance Driven Placement Algorithm, in Proceedings of the International Conference on Computer-Aided Design, pp. 44-47, 1991.
3. H. Youssef and E. Shragowitz, Timing Constraints for Correct Performance, in Proceedings of the International Conference on Computer-Aided Design, pp. 24-27, 1990.
4. G. E. Tellez, D. A. Knol, and M. Sarrafzadeh, A Graph-Based Delay Budgeting Algorithm for Large Scale Timing-Driven Placement Problems, in Proceedings of the Fifth ACM/SIGDA Physical Design Workshop, pp. 234-240, April 1996.
5. C. Kuo and A. C.-H Wu, Delay Budgeting for a Timing-Closure-Design Method, in Proceedings of the International Conference on Computer-Aided Design, pp. 202-207, 2000.
6. R. H. Moehring, Algorithmic Aspects of Comparability Graphs and Interval Graphs, in Graphs and Orders, edited by I. Rival, Reidel, New York and London, pp. 41-101, May 1984.
7. C. Chen and M. Sarrafzadeh, An Effective Algorithm for Gate-Level Power-Delay Tradeoff Using Two Voltages, in Proceedings of the International Conference on Computer Design, pp. 222-227, 1999.
8. C. Chen, A Srivastava, and M. Sarrafzadeh, On Gate Level Power Optimization Using Dual Supply Voltages, IEEE Transactions on VLSI Systems, 9(5):616-629, October 2001.
9. D. Kagaris and S. Tragoudas, Maximum Independent Sets on Transitive Graphs and Their Applications in Testing and CAD, in Proceedings of the International Conference on Computer-Aided Design, pp. 736-740, 1997.
10. P. Girard, C. Landrault, S. Pravossoudovitch, and D. Severac, A Gate Resizing Technique for High Reduction in Power Consumption, in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 281-286, 1997.
11. H. R. Lin and T. Hwang, Power Reduction by Gate Sizing with Path-Oriented Slack Calculation, in Proceedings of IEEE ASP-DAC'95/CHDL'95/VLSI'95, pp. 7-12, 1995.
12. W. Swartz and C. Sechen, Timing Driven Placement for Large Standard Cell Circuits, in Proceedings of the IEEE/ACM Design Automation Conference, pp. 211-215, 1995.
13. C. Chu and D. F. Wong, Closed Form Solution to Simultaneous Buffer Insertion/Sizing and Wire Sizing, in Proceedings of the International Symposium on Physical Design, pp. 192-197, 1997.