Delay budgeting for a timing-closure-driven design method

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 202-207

  Kuo, Chien Chu ^a   Wu, Allen C H ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; DESIGN; LAGRANGE MULTIPLIERS; PROBLEM SOLVING; COMBINATORIAL CIRCUITS; LOGIC DESIGN; MATHEMATICAL MODELS; SEQUENTIAL CIRCUITS; SHIFT REGISTERS;

DELAY BUDGETING; DESIGN FLOWS; DESIGN METHOD; DISTRIBUTION ALGORITHMS; DISTRIBUTION PROBLEM; TIMING CLOSURES;

BUDGET CONTROL; COMPUTER AIDED DESIGN;

BALANCE SLACK DISTRIBUTION ALGORITHM; DELAY BUDGETING; REGISTER TRANSFER LEVEL; TIMING CLOSURE DRIVEN DESIGN;

EID: 0034477915     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896475     Document Type: Conference Paper

References (16)

1. B. T. Preas and M. J. Lorenzetti, Physical Design Automation of VLSI Systems, Benjamin Cummings, Menlo Park, CA., 1988.
2. N. Sherwani, Algorithms for VLSI Physical Design Automation, 2nd ed., Kluwer Academic Publishers, 1995.
3. C.J. Alpert and A. B. Kahng, "Recent Direction in Netlist Partitioning: A Survey, " INTEGRATION: The VLSI Journal, N19, pp. 1-81, 1995.
4. E. S. Kuh, "Physical Design: Reminiscing and Looking Ahead, " Proc. of Int. Symp. on Physical Design, pp. 206, 1997.
5. R. Composano, "The Quarter Micro Challenge: Integrating Physical and Logic Design, " Proc. of Int. Symp. on Physical Design, pp. 211, 1997.
6. K. Keutzer, A. R. Newton, and N. Shenoy, "The future of Logic Synthesis and Physical Design in Deep-Submicron Process Geometries, " Proc. of Int. Symp. on Physical Design, pp. 218-223, 1997.
7. P. S. Hauge, R. Nair, and E. J. Yoffa, "Circuit Placement for Predictable Performance, " Proc. of Int. Conf. Computer-Aided Design, pp. 88-91, 1987.
8. R. Nair, C. L. Berman, P. S. Hauge, and E. J. Yoffa, "Generation of Performance Constraints for Layout, " Trans, on Computer-Aided Design of Integrated Circuits and Systems, vol. 8, no. 8, pp. 860-874, August, 1989.
9. H. Youssef and E. Shragowitz, "Timing Constraints for Correct Performance, " Proc. of Int. Conf. Computer-Aided Design, pp. 24-27, 1990.
10. M. Sarrafzadeh, D. Knol, and G. Tellez, "Unification of Budgeting and Placement, " Proc. of 34th Design Automation Conf., pp. 758761, 1997.
11. M. Sarrafzadeh, D. Knol, and G. Tellez, "A Delay Budgeting Algorithm Algorithm Ensuring Maximum Flexibility in Placement, " Trans, on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 11, pp. 1332-1341, Nov. 1997.
12. C. C. Kuo, "Delay Budgeting for A Timing-Closure-Driven Design Method", Master Thesis, Dept. of Computer Science, Tsing Hua Univ., Hinchu, Taiwan, ROC, June, 1998.
13. "HDP Implementation Document", Technical Report, Dept. of Computer Science, Tsing Hua Univ., Hsinchu, Taiwan, ROC., June, 1997.
14. "HDL Compiler for Verilog Reference Manual Version 3.4b", Syn- opsys, 1996.
15. C. Sechen, "TimberWolf6.0: Mixed macro/Standard cell floor planning, placement and routing package, " user's manual, Yale University, Sep. 1991.
16. "Silicon Ensemble Reference Manual Version 5.0", Cadence, 1996.