Reducing pessimism in RLC delay estimation using an accurate analytical frequency dependent model for inductance

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 691-696

  Mondal, Mosin ^a   Massoud, Yehia ^a  

^a Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; MATHEMATICAL MODELS; PARAMETER ESTIMATION; SYSTEMS ANALYSIS;

CHIP DESIGN; FREQUENCY DEPENDENT MODELS; SYSTEM PERFORMANCE;

DELAY CIRCUITS;

EID: 33750309376     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560154     Document Type: Conference Paper

References (17)

1. F. Liu, C. V. Kashyap, and C. J. Alpert, "A Delay Metric for RC Circuits Based on the Weibull Distribution," in Proceedings of IEEE/ACM International Conf. on Computer Aided Design, 2002, pp. 620-624.
2. Y. Ismail and E. G. Friedman, "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits," in Proceedings of the 36th Design Automation Conference, June 1999, pp. 721-724.
3. Y. Massoud and Y. Ismail, "Grasping the Impact of On-Chip Inductance," IEEE Circuits and Devices Magazine, vol. 17, Issue 4, pp. 14-21, July 2001.
4. Y.-C. Lut, M. Celik, T. Young, and L. T. Pileggi, "Min/max On-Chip Inductance Models and Delay Metrics," in Proceedings of the 38th Design Automation Conference, June 2001, pp. 341-346.
5. K. Banerjee and A. Mehrotra, "Analysis of On-Chip Inductance Effects for Distributed RLC Interconnects," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, pp. 904-915, August 2002.
6. A. Ruehli, "Inductance Calculations in a Complex Integrated Circuit Environment," IBM J. Res. Dev., vol. 16, Issue 5, pp. 470-481, 1972.
7. K. Gala, V. Zolotov, R. Panda, B. Young, J. Wang, and D. Blaauw, "On-Chip Inductance Modeling and Analysis," in Proceedings of the 37th Design Automation Conference, June 2000, pp. 63-68.
8. M. Kamon, M. J. Tsuk, and J. White, "Fasthenry: A Multipole-Accelerated 3-D Inductance Extraction Program," IEEE Transactions on Microwave Theory and Techniques, pp. 1750-1758, September 1994.
9. B. Krauter and S. Mehrotra, "Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis," in Proceedings of the 35th Design Automation Conference, June 1998, pp. 303-308.
10. S. Kim, Y. Massoud, and S. Wong, "On the accuracy of return path assumption for loop inductance extraction for 0.1 /spl mu/m technology and beyond," Proceedings of International Symposium on Quality Electronic Design, pp. 401-404, March 2003.
11. X. Huang, P. Restle, T. Bucelot, Y. Cao, T. J. King, and C. Hu, "Loop-based interconnect modeling and optimization approach for multigigahertz clock network design," IEEE Journal of Solid-State Circuits, vol. 38, no. 3, pp. 457-463, March 2003.
12. W. Grover, Inductance Calculations. Van Nostrand, 1946.
13. C. Yue and S. Wong, "Physical Modeling of Spiral Inductors on Silicon," IEEE Transactions on Electron Devices, pp. 560-568, March 2000.
14. H.-M. Hsu, "Analytical Formula for Inductance of Metal of Various Widths in Spiral Inductors," IEEE Transactions on Electron Devices, vol. 51, no. 8, pp. 1343-1346, August 2004.
15. T. F. Coleman and Y. Li, "An Interior, Trust Region Approach for Nonlinear Minimization Subject to Bounds," SIAM Journal on Optimization, vol. 6, pp. 418-445, 1996.
16. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of Merit to Characterize the Importance of On-Chip Inductance," in Proceedings of the 35th Design Automation Conference, June 1998, pp. 341-346.
17. K. L. Shepard, V. Narayanan, and R. Rose, "Harmony: Static Noise Analysis of Deep Submicron Digital Integrated Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 8, pp. 1132-1150, August 1999.