On-chip inductance modeling and analysis

Proceedings-Design Automation Conference

Volumn , Issue , 2000, Pages 63-68

  Gala, Kaushik ^a   Zolotov, Vladimir ^a   Panda, Rajendran ^a   Young, Brian ^a   Wang, Junfeng ^a   Blaauw, David ^a  

^a MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; CROSSTALK; ELECTRIC CONDUCTORS; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK TOPOLOGY; ELECTRIC RESISTANCE; EQUIVALENT CIRCUITS;

ON CHIP INDUCTANCE; ON CHIP INTERCONNECT; PARTIAL EQUIVALENT ELEMENTS CIRCUIT;

INTERCONNECTION NETWORKS;

EID: 0033685281     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2000.855278     Document Type: Article

References (16)

1. A. Deutsch When are Transmission-Line Effects Important for On-Chip Interconnections? IEEE Transactions on MTT 1836 1847 Oct. 1997
2. B. Krauter Layout Based Frequency Depended Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis DAC 303 308 DAC 1998-June
3. A. Sinha Mesh-Structured On-Chip Power/Ground: Design for Minimum Inductance and Characterization for Fast R, L Extraction CICC 461 464 CICC 1999-May
4. Y. Massoud Layout Techniques for Minimizing On-Chip Interconnect Self-Inductance DAC 566 571 DAC 1998-June
5. M. Kamon FASTHENRY: A Multipole-Accelerated 3-D Inductance Extraction Program IEEE Transactions on MTT 1750 1758 Sept. 1994
6. A. E. Ruehli Inductance Calculations in a Complex Integrated Circuit Environment IBM Journal of Research and Development 470 481 Sept. 1972
7. L. He An Efficient Inductance Modeling for On-chip Interconnects CICC 457 460 CICC 1999-May
8. A. J. Sinclair Analysis and Design of Transmission-Line Structures by means of the Geometric Mean Distance IEEE Africon 1062 1065 IEEE Africon 1996-Sept.
9. F. W. Grover Inductance Calculations: Working Formulas and Tables 1946 Dover Publications New York
10. C. Hoer Exact Inductance Equations for Rectangular Conductors with Applications to More Complicated Geometries Journal of Research of the National Bureau of Standards 127 137 April-June 1965
11. B. Krauter Generating Sparse Partial Inductance Matrices with guaranteed Stability ICCAD 45 52 ICCAD 1995-Nov.
12. Z. He SPIE: Sparse Partial Inductance Extraction DAC 137 140 DAC 1997-June
13. K. L. Shepard Return-Limited Inductances: A Practical Approach to On-Chip Inductance Extraction CICC 453 456 CICC 1999-May
14. M. W. Beattie IC Analyses Including Extracted Inductance Models DAC 915 920 DAC 1999-June
15. B. Krauter Including Inductive Effects in Interconnect Timing Analysis CICC 445 452 CICC 1999-May
16. A. Odabasioglu PRIMA: Passive Reduced-order Interconnect Macromodeling Algorithm ICCAD 58 65 ICCAD 1997