Energy efficient surfing

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2005, Pages 2-11

  Yang, Suwen ^a   Winters, Brian D ^a   Greenstreet, Mark R ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

Asynchronous design; Carry lookahead adders; High speed circuits; Surfing; Wave pipelining

Indexed keywords

ENERGY EFFICIENCY; ENERGY UTILIZATION; GATES (TRANSISTOR); PIPELINES;

ASYNCHRONOUS DESIGN; HIGH SPEED CIRCUITS; STORAGE ELEMENTS; SURFING; WAVE PIPELINING;

MICROPROCESSOR CHIPS;

EID: 28444450160     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. R. Brent and H. Kung. A regular layout for parallel adders. IEEE Transactions on Computers, C-31(3):260-264, Mar. 1982.
2. W. P. Burleson, M. Ciesielski, et al. Wave-pipelining: a tutorial and research survey. IEEE Transactions on VLSI Systems, 6(3):464-474, Sept. 1998.
3. T. I. Chappell, B. A. Chappell, et al. A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture. IEEE Journal of Solid-Stale Circuits, 26(11):1577-1585, Nov. 1991.
4. J. C. Ebergen, S. Fairbanks, and I. E. Sutherland. Predicting performance of micropipelines using Charlie Diagrams. In Proceedings of the Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 238-246, Apr. 1998.
5. S. W. Golomb. Shift Register Sequences. Holden-Day, 1967.
6. D. Harris and I. Sutherland. Logical effort of carry propagate adders. In Proceedings of the 37th Asilomar Conference on Signals, Systems and Computers, volume 1, pages 873-878. IEEE, Nov. 2003.
7. L. Heller, W. Griffin, J. Davis, and N. Thoma. Cascode voltage switch logic: A differential CMOS logic family. In 1984 IEEE Int'l. Solid State Circuits Conference, pages 16-17, 1984.
8. R. Krambeck, C. Lee, and H. Law. High-speed compact circuits with CMOS. IEEE Journal of Solid-State Circuits, SC-17:614-619, June 1982.
9. V. Kursan and E. G. Friedman. Domino logic with variable threshold keeper. IEEE Transactions on VLSI Systems, 12(6): 1080-1093, Dec. 2003.
10. 2: A metric for time and energy efficiency of computation. In R. Melhem and R. Graybill, editors, Power Aware Computing. Kluwer, 2002.
11. L. McMurchie, S. Kio, et al. Output prediction logic: A high-performance CMOS design technique. In Proceedings of the 2000 International Conference on Computer Design, pages 247-254, 2000.
12. I. Sutherland and S. Fairbanks. GasP: A minimal FIFO control. In Proceedings of the Seventh International Symposium on Asynchronous Circuits and Systems, pages 46-53, Apr. 2001.
13. I. E. Sutherland, R. F. Sproull, and D. Harris. Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann, 1999.
14. T. E. Williams. Analyzing and improving latency and throughput in self-timed pipelines and rings. In TAU 1992 ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, Princeton, NJ, Mar. 1992.
15. A. J. Winstanley, A. Garivier, and M. R. Greenstreet. An event spacing experiment. In Proceedings of the Eigth International Symposium on Asynchronous Circuits and Systems, pages 42-51, Manchester, UK, Apr. 2002.
16. B. D. Winters and M. R. Greenstreet. A negative-overhead, self-timed pipeline. In Proceedings of the Eigth International Symposium on Asynchronous Circuits and Systems, pages 32-41, Manchester, UK, Apr. 2002.
17. B. D. Winters and M. R. Greenstreet. Surfing: A robust form of wave pipelining using self-timed circuit techniques. Microprocessors and Microsystems, 27(9):409-419, Oct. 2003.
18. V. Zebilis and C. Sotiriou. Controlling event spacing in self-timed rings. In Proceedings of the Eleventh International Symposium on Asynchronous Circuits and Systems, Mar. 2005.