Soft self-synchronising codes for self-calibrating communication

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 440-447

  Worm, Frédéric ^a   Ienne, Paolo ^a   Thiran, Patrick ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

BIT ERROR RATE; COMMUNICATION CHANNELS (INFORMATION THEORY); COMMUNICATION SYSTEMS; DATA REDUCTION; ENCODING (SYMBOLS); ERROR DETECTION; PROBLEM SOLVING; SYNCHRONIZATION; VOLTAGE CONTROL;

ADDITIVE NOISE; SELF-CALIBRATING DESIGNS; SELF-SYNCHRONIZING CODES; SYSTEM RELIABILITY;

CODES (SYMBOLS);

EID: 16244420726     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. AUSTIN, T., BLAAUW, D., MUDGE, T., AND FLAUTNER, K. Making typical silicon matter with Razor. Computer 37, 3 (Mar. 2004), 57-65.
2. BAICHEVA, T., DODUNEKOV, S., AND KAZAKOV, P. On the cyclic redundancy-check codes with 8-bits redundancy. Computer Communications 21, 11 (Aug. 1998), 1030-33.
3. DEAN, M. E., WILLIAMS, T. E., AND DILL, D. L. Efficient self-timing with level-encoded two-phase dual-rail (LEDR). In Proceedings of the 1991 University of California/Santa Cruz Conference on Advanced Research in VLSI (Mar. 1991), MIT Press, pp. 55-70.
4. HEGDE, R., AND SHANBHAG, N. R. Soft digital signal processing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems VLSI-9, 6 (Dec. 2001), 813-23.
5. MACWILLIAMS, F. J., AND SLOANE, N. J. A. The Theory of Error-Correcting Codes, vol. 19 of Mathematical Library. North-Holland, Amsterdam, 1977.
6. TAM, S., RUSU, S., DESAI, U. N., KIM, R., ZHANG, J., AND YOUNG, I. Clock generation and distribution for the first IA-64 microprocessor. IEEE Journal of Solid-State Circuits 35, 11 (Nov. 2000), 1545-52.
7. VARSHAVSKY, V. I., Ed. Self-Timed Control of Concurrent Processes. Kluwer Academic, Dordrecht, The Netherlands, 1990.
8. WORM, F., IENNE, P., AND THIRAN, P. Undetection error probability of linear and alternating-phase codes over a timing error channel. Technical report, Swiss Federal Institute of Technology Lausanne (EPFL), School of Computer and Communication Sciences (I&C), Lausanne, Switzerland, Sept. 2004.
9. WORM, F., IENNE, P., THIRAN, P., AND DE MlCHELI, G. An adaptive low-power transmission scheme for on-chip networks. In Proceedings of the 15th International Symposium on System Synthesis (Kyoto, Oct. 2002), pp. 92-100.
10. WORM, F., IENNE, P., THIRAN, P., AND DE MlCHELI, G. A robust self-calibrating transmission scheme for on-chip networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems VLSI-12, 10 (Oct. 2004). To appear.
11. WORM, F., IENNE, P., THIRAN, P., AND DE MlCHELI, G. Self-calibrating communication for on-chip networks. IEEE Design and Test of Computers (2004). To appear.