Frequency-independent asymmetric double-π equivalent circuit for on-chip spiral inductors: Physics-based modeling and parameter extraction

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 10, 2006, Pages 2272-2282

  Huang, Fengyi ^b   Lu, Jingxue ^b   Jiang, Nan ^c   Zhang, Xiaowen ^b   Wu, Wengang ^d   Wang, Yangyuan ^a,d  

^a IEEE

^b SOUTHEAST UNIVERSITY   (China)

^c S TEK   (China)

^d PEKING UNIVERSITY   (China)

Author keywords

Asymmetric double equivalent circuit; On chip inductor; Parameter extraction; Physical model

Indexed keywords

ASYMMETRIC DOUBLE-Π EQUIVALENT CIRCUITS; ON CHIP INDUCTORS; PARAMETER EXTRACTION; PHYSICAL MODELS;

CMOS INTEGRATED CIRCUITS; COMPUTATIONAL GEOMETRY; COMPUTER SIMULATION; MICROPROCESSOR CHIPS; PARAMETER ESTIMATION; POWER SUPPLY CIRCUITS;

POWER INDUCTORS;

EID: 33749536603     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.881574     Document Type: Conference Paper

References (26)

1. N. Nguyen and R. G. Meyer, "Si IC-compatible inductors and LC passive filters," IEEE J. Solid-State Circuits, vol. 25, no. 8, pp. 1028-1031, Aug. 1990.
2. P. R. Gray and R. G. Meyer, "Future directions in silicon ICs for RF personal communications," in Proc. IEEE Custom Integiated Circuits Conf., May 1995, pp. 83-90.
3. K. B. Ashby, I. A. Koullias, W. C. Finley, J. J. Bastek, and S. Moinian, "High Q inductors for wireless applications in a complementary silicon bipolar process," IEEE J. Solid-State Circuits, vol. 31, no. 1, pp. 4-9, Jan. 1996.
4. J. N. Burghartz, M. Soyuer, and K. A. Jenkins, "Microwave inductors and capacitors in standard multilevel interconnect silicon technology," IEEE Trans. Microw. Theory Tech., vol. 44, no. 1, pp. 100-104, Jan. 1996.
5. D. K. Shaeffer and T. H. Lee, "A 1.5-V 1.5-GHz CMOS low noise amplifier," IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 745-759, May 1997.
6. A. Hajimiro and T. H. Lee, "Design issues in CMOS differential LC oscillators," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 717-724, May 1999.
7. J. R. Long and M. A. Copeland, "The modeling, design, and characterization of monolithic inductors for silicon RF ICs," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 357-368, Mar. 1997.
8. S. S. Mohan, M. del Mar Hershenson, S. P. Boyd, and T. H. Lee, "Simple accurate expressions for planar spiral inductors," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1419-1424, Oct. 1999.
9. J. Gil and H. Shin, "A simple wideband on-chip inductor model for silicon-based RF ICs," IEEE Trans. Microw. Theory Tech., vol. 51, no. 9, pp. 2023-2028, Sep. 2003.
10. Y. Cao, R. A. Groves, X. Huang, N. D. Zamdmer, J.-O. Plouchart, R. A. Wachnik, T. J. King, and C. M. Hu, "Frequency-independent equivalent circuit model for on chip spiral inductors," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 419-426, Mar. 2003.
11. M. Danesh and J. R. Long, "Differentially driven symmetric microstrip inductors," IEEE Trans. Microw. Theory Tech., vol. 50, 1, no. 1, pp. 332-341, Jan. 2002.
12. P. Arcioni, R. Castello, G. D. Astis, E. Sacchi, and F. Svelto, "Measurement and modeling of Si integrated inductors," IEEE Trans. Instrum. Meas., vol. 47, pp. 1372-1378, Oct. 1998.
13. I. Yun and G. S. May, "Passive circuit model parameter extraction using genetic algorithms," in Pwc. Electronic Components and Technology Conf., Jun. 1999, pp. 1021-1021.
14. J. Zhao, R. C. Frye, W. W.-M. Dai, and K. L. Tai, "S parameter-based experimental modeling of high Q MCM inductor with exponential gradient learning algorithm," IEEE Trans. Compon, Packag., Manufact. Technol., Part B: Adv. Packag., vol. 20, no. 3, pp. 202-210, Aug. 1997.
15. A. C. Watson, D. Melendy, P. Francis, K. Hwang, and A. Weisshaar, "A comprehensive compact-modeling methodology for spiral inductors in silicon-based RFICs," IEEE Trans. Microw. Theory Tech., vol. 52, no. 3, pp. 849-857, Mar. 2004.
16. F. Y. Huang, N. Jiang, and E. L. Bian, "Modeling of single-π equivalent circuit for on-chip spiral inductors," Solid-State Electron., vol. 49, pp. 473-478, Feb. 2005.
17. W. G. Wu, F. Y. Huang, Y. Li, S. Zhang, X. Han, Z. Li, Y. Y. Hao, and Y. Y. Wang, "RF inductors with suspended and copper coated thick crystalline silicon spirals for monolithic MEMS LC circuits," IEEE Microw. Wireless Compon. Lett., vol. 15, no. 12, pp. 853-855, Dec. 2005.
18. F. Huang, N. Jiang, and E. L. Bian, "Characteristic-function approach to parameter extraction for asymmetric equivalent circuit of on-chip spiral inductors," IEEE Trans. Microw. Theory Tech., vol. 54, no. 1, pp. 115-119, Jan. 2006.
19. C. Wu, C. Tang, and S. Liu, "Analysis of on-chip spiral inductors using the distributed capacitance model," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1040-1044, Jun. 2003.
20. F.-Y. Huang, J. Lu, and N. Jiang, "Scalable distributed-capacitance model for silicon-on-chip spiral inductors," Microw. Opt. Tech. Lett., vol. 48, no. 7, pp. 14223-1427, Jul. 2006.
21. B.-L. Ooi, D.-X. Xu, P.-S. Kooi, and F.-J. Lin, "An improved prediction of series resistances in spiral inductor modeling with eddy-current effect," IEEE Trans. Microw. Theory Tech., vol. 50, no. 9, pp. 2202-2206, Sep. 2002.
22. H. Hasegawa, M. Furukawa, and H. Yanai, "Properties of micro-strip line on Si-SiO system," IEEE Trans. Microw. Theory Tech., vol. MTT-19, no. 11, pp. 869-881, Nov. 1971.
23. G. W. Hughes and R. M. White, "Microwave properties of nonlinear MIS and Schottky-barrier microstrip," IEEE Trans. Electron Devices, vol. ED-22, no. 10, pp. 945-955, Oct. 1975.
24. J.-S. Yuan, W. R. Eisenstadt, and J. J. Liou, "A novel lossy and dispersive interconnect model for integrated circuit simulation," IEEE Trans. Compon., Packag., Manufact. Technol., vol. 13, no. 2, pp. 275-280, Jun. 1990.
25. C. P. Yue, C. Ryu, J. Lau, T. H. Lee, and S. S. Wong, "A physical model for planar spiral inductors on silicon," in IEEE IEDM Dig, Tech. Papers, Dec. 1996, pp. 155-158.
26. C. P. Yue and S.S. Wong, "Physical modeling of spiral inductors on silicon," IEEE Trans. Electron Devices, vol. 47, no. 3, pp. 560-568, Mar. 2000.