Scalable distributed-capacitance model for silicon on-chip spiral inductors

Microwave and Optical Technology Letters

Volumn 48, Issue 7, 2006, Pages 1423-1427

  Huang, Fengyi ^a   Lu, Jingxue ^a   Jiang, Nan ^b  

^a SOUTHEAST UNIVERSITY   (China)

^b S TEK   (China)

Author keywords

Distributed capacitance model; On chip inductor; Physical mode

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; FINITE ELEMENT METHOD; MATHEMATICAL MODELS; OPTICAL RESONATORS; SILICON;

DISTRIBUTED-CAPACITANCE MODELS; ON-CHIP INDUCTORS; PHYSICAL MODES; SPIRAL INDUCTORS;

MICROPROCESSOR CHIPS;

EID: 33744787929     PISSN: 08952477     EISSN: None     Source Type: Journal    
DOI: 10.1002/mop.21642     Document Type: Article

References (14)

1. K.B. Ashby, I.A. Koullias, W.C. Finley, J.J. Bastek, and S. Moinian, High-Q inductors for wireless applications in a complementary silicon bipolar process, IEEE J Solid-State Circ 31 (1996), 4-9.
2. D.K. Shaffer and T.H. Lee, A 1.5-V 1.5-GHz CMOS low-noise amplifier, IEEE J Solid-State Circ 32 (1997), 745-759.
3. Y.-C. Ho, K.-H. Kim, B.A. Floyd, C. Wann, Y. Taur, U. Lagnado, and K.K. O, 4- and 13-GHz tuned amplifiers implemented in a 0.1-μm CMOS technology on SOI, SOS, and bulk substrates, IEEE J Solid-State Circ 33 (1998), 2066-2073.
4. A. Hajimiro and T.H. Lee, Design issues in CMOS differential LC oscillators, IEEE J Solid-State Circ 34 (1999), 717-724.
5. J.R. Long and M.A. Copeland, The modeling, characterization, and design of monolithic inductors for silicon RFICs, IEEE J Solid-State Circ 32 (1997), 357-368.
6. A.M. Niknejad and R.G. Meyer, Design, simulation, and applications of inductors and transformers for Si RF ICs, Kluwer, Boston, MA, 2000.
7. C.P. Yue, C. Ryu, J. Lau, T.H. Lee, and S.S. Wong, A physical model for planar spiral inductors on silicon, IEEE IEDM Dig (1996), 155-158.
8. A. Niknejad and R. Meyer, Analysis, design and optimization of spiral inductors and transformers for Si RF ICs, IEEE J Solid-State Circ 33 (1998), 470-1481.
9. A.C. Watson, D. Melendy, P. Francis, K. Hwang, and A. Weisshaar, A comprehensive compact-modeling methodology for spiral inductors in silicon-based RFICs, IEEE Trans MTT 52 (2004), 849-857.
10. B.-L. Ooi, D.-X. Xu, P.-S. Kooi, and F.-J. Lin, An improved prediction of series resistance in spiral inductor modeling with eddy-current effect, IEEE Trans MTT 50 (2002), 2202-2204.
11. Y. Cao, R.A. Groves, X. Huang, N.D. Zamdmer, J.-O. Plouchart, R.A. Wachnik, T.J. King, and C.M. Hu, Frequency-independent equivalent circuit model for on-chip spiral inductors, IEEE J Solid-State Circ 38 (2003), 419-426.
12. C. Wu, C. Tang, and S. Liu, Analysis of on-chip spiral inductors using the distributed capacitance model, IEEE J Solid-State Circ 38 (2003), 1040-1044.
13. F.Y. Huang, N. Jiang, and E.L. Bian, Modeling of single-π equivalent circuit for on-chip spiral inductors, Solid-State Electron 49 (2005), 473-478.
14. F.Y. Huang, N. Jiang, and E.L. Bian, Characteristic-function approach to parameter extraction for asymmetric equivalent circuit of on-chip spiral inductors, IEEE Trans MTT (2005).