Runtime identification of microprocessor energy saving opportunities

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 275-280

  Bircher, W L ^a   Valluri, M ^a   Law, J ^a   John, L K ^a  

^a The University of Texas at Austin   (United States)

Author keywords

Energy efficiency; Modeling; Power; Speculative microprocessors

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POTENTIAL; ENERGY EFFICIENCY; MATHEMATICAL MODELS; POWER ELECTRONICS; REGRESSION ANALYSIS;

POWER; RUNTIME IDENTIFICATION; SPECULATIVE MICROPROCESSORS;

MICROPROCESSOR CHIPS;

EID: 28444437775     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2005.195527     Document Type: Conference Paper

References (14)

1. AMD Corporation. PowerNOW! Technology White Paper, November 2000.
2. Bellosa, F. The Benefits of Event-Driven Energy Accounting in Power-Sensitive Systems. Proceedings of 9th ACM SIGOPS European Workshop, (September 17-20, 2000).
3. Brooks, D., Tiwari, V., and Martonosi, M. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. International Symposium on Computer Architecture, (June 12-14, 2000).
4. Intel Corporation. IA-32 Architecture Optimization Reference Manual. 2004.
5. Isci, C. and Martonosi, M. Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data. International Symposium on Microarchitecture, (December 3-5, 2003).
6. Lee, K. and Skadron, K. Using Performance Counters for Runtime Temperature Sensing in High-Performance Processors. High-Performance, Power-Aware Computing, (April 4, 2005).
7. Li, H., Cher, C., Vijaykumar, T. N., and Roy, K. VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power. International Symposium on Microarchitecture, (December 3-5, 2003), 19-28.
8. Li, T. and John, L. Run-Time Modeling and Estimation of Operating System Power Consumption. Conference on Measurement and Modeling of Computer Systems, (June 10-14, 2003).
9. Meijer, M., Pessolano, F., and Gyvez, J. Technology exploration for adaptive power and frequency scaling in 90nm CMOS. International Symposium on Low Power Electronics and Design (August 9-11, 2004).
10. Natarajan, K., Hanson, H., Keckler, S., Moore, C. and Burger, D. Microprocessor Pipeline Energy Analysis. International Symposium on Low Power Electronics and Design. (August 25-27, 2003).
11. Phansalkar, A., Joshi, A., Eeckhout, L., and John, L. Measuring Program Similarity. Proceedings of the Intl Symposium on Performance of Systems and Software, (March 20-22, 2005).
12. Seng, J. and Tullsen, D. The Effect of Compiler Optimizations on Pentium 4 Power Consumption. Workshop on Interaction Between Compilers and Computer Architectures, (February 8, 2003).
13. Sprunt, B. Brink and Abyss: Pentium 4 Performance Counter Tools for Linux, Oct. 2003. http://www.eg.bucknell.edu/~bsprunt/
14. Valluri, M. and John, L. Is Compiling for Performance = Compiling for Power? Proceedings of the 5th Annual Workshop on Interaction between Compilers and Computer Architectures. (January 21, 2001).