Timing-driven placement based on monotone cell ordering constraints

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 201-206

  Hwang, Chanseok ^a   Pedram, Massoud ^a  

^a University of Southern California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT THEORY; ELECTRIC CONDUITS; ELECTRIC NETWORK ANALYSIS; ELECTRIC WIRE; OPTIMIZATION; PROBLEM SOLVING; TIMING CIRCUITS;

MONOTONIC BEHAVIOR; PLACEMENT PROBLEMS; RECURSIVE BIPARTITIONING; TIMING-DRIVEN PLACEMENT ALGORITHMS;

ALGORITHMS;

EID: 33748620637     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118355     Document Type: Conference Paper

References (22)

1. J. Cong and X. Yuan, "Multilevel Global Placement with Retiming", In Proceedings of the ACM/IEEE DAC, 208-213, 2003.
2. M. Hrikic, J. Lillis and G. Beraudo, "An Approach to Placement-Coupled Logic Replication", In Proceedings of the ACM/IEEE DAC, 711-716, 2004.
3. P. Saxena and B. Halpin, "Modeling Repeaters Explicitly Within Analytical Placement", In Proceedings of the ACM/IEEE DAC, 699-704, 2004.
4. G. Beraudo and J. Lillis, "Timing Optimization of FPGA Placements by Logic Replication", In Proceedings of the ACM/IEEE DAC, 196-201, 2003.
5. X. Yang, B. Choi and M. Sarrafzadeh, "Timing-Driven Placement using Design Hierarchy Guided Constraint Generation", In Proceedings of the IEEE ICCAD, 177-180, 2002.
6. K. Rajagopal, T. Shaked, Y. Parasuram, T. Cao, A. Chowdlhary and B. Halpin, "Timing Driven Force Directed Placement with Physical Net Constraints", In Proceedings of the ACM/IEEE ISPD, 60-66, 2003.
7. J. Cong and S.K. Lim, "Performance Driven Multiway Partitioning", In Proceedings of the ACM/IEEE ASP-DAC, 441-446, 2000.
8. A. B. Kahng and X. Xu, "Local Unidirectional Bias for Smooth Cutsize-Delay Tradeoff in Performance-driven bipartitioning." In ACM/IEEE ISPD, 81-86, 2003.
9. A. B. Kahng S. Mantik and I. L. Markov, "Min-Max Placement for Large-Scale Timing Optimization", In Proceedings of the ACM/IEEE ISPD, 143-148, 2002.
10. W. Choi and K. Bazargan, "Incremental Placement for Timing Optimization", In Proceedings of the IEEE ICCAD, 463-466, 2003.
11. B. Halpin, C. Y. Chen and N. Sehgal, "Timing Driven Placement using Physical Net Constraints", In Proceedings of the ACM/IEEE DAC, 780-783, 2001.
12. S. Hur, T. Cao, K. Rajagopal, Y. Parasuram and B. Halpin, "Force Directed Mongrel with Physical Net Constraints", In Proceedings of the ACM/IEEE DAC, 214-219, 2003.
13. W. Gosti, A. Narayan, R. K. Brayton and A. L. Sangivanni-Vincentelli, "Wireplanning in Logic Synthesis", In Proceedings of the IEEE ICCAD, 26-33, 1998.
14. C. Ababei, N. Selvakkumaran, K. Bazargan, and G. Karypis, "Multi-objective Circuit Partitioning for Cutsize and Path-based Delay Minimization", In Proceedings of the IEEE ICCAD, 181-185, 2002.
15. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Can recursive bisection produce routable placements", In Proceedings of the ACM/IEEE DAC, 477-482, 2000.
16. C. Fiduccia and R. Mattheyses, "A Linear Time Heuristic for Improving Network Partitions", In ACM/IEEE DAC, 175-181, 1988.
17. G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, "Multilevel Hypergraph partitioning", In Proceedings of the ACM/IEEE DAC, 526-529, 1997.
18. N. Viswanathan and C. C. Chu, "FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local refinement and a Hybrid Net Model", In Proceedings of the ACM/IEEE ISPD, 26-33, 2004.
19. Y. Chou and Y. Lin, "A Performance-driven Standard-Cell Placer Based on a Modified Force-Directed Algorithm", In Proceedings of the ACM/IEEE ISPD, 24-29, 2001.
20. S. Iman, M. Pedram, C. Fabian, and J. Cong, "Finding unidirectional cuts based on physical partitioning and logic restructuring", In Proceedings of the 4th ACM/IEEE Physical Design Workshop, 187-198, 1993.
21. C. Hwang and M. Pedram, "PMP: Performance-driven multilevel partitioning by aggregating the preferred signal directions of I/O conduits", In Proceedings of the ACM/IEEE ASP-DAC, 428-432, 2005.
22. A. B. Kahng, I. L. Markov and S. Reda, "Boosting: Min-Cut Placement with Improved Signal Delay," In Proceedings of the IEEE DATE, 1098-1103, 2004.