Local unidirectional bias for smooth cutsize-delay tradeoff in performance-driven bipartitioning

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2003, Pages 81-86

  Kahng, Andrew B ^a   Xu, Xu ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Algorithms; Design; Performance

Indexed keywords

ALGORITHMS; INTEGRATED CIRCUIT LAYOUT; SYSTEMS ANALYSIS;

BIPARTITIONING;

INTEGRATED CIRCUITS;

EID: 0038378513     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/640000.640019     Document Type: Conference Paper

References (14)

1. C. Ababei and K. Bazargan, "Statistical Timing Driven Partitioning for VLSI Circuits", Proc. Design Automation and Test in Europe, 2002, pp. 1109.
2. C. Ababei, S. Navaratnasothie, K. Bazargan and G. Karypis, "Multi-objective Circuit Partitioning for Outsize and Path-Based Delay Minimization", Proc. IEEE-ACM Intl. Conf. on Computer-Aided Design, 2002, pp. 181-185.
3. A.E. Caldwell, A. B. Kahng and I. L. Markov, "Hypergraph Partitioning for VLSI CAD: Method for Heuristic Development, Experimentation and Reporting", Proc. ACM/IEEE Design Automation Conf., 1999, pp. 349-354.
4. A. E. Caldwell, A. B. Kahng and I. L. Markov, "Improved Algorithms for Hypergraph Bipartition", Proc. Asia and South Pacific Design Automation Conf., 2000, pp. 661-666.
5. J. Cong, S. Lim and C. Wu, "Performance Driven Multi-level and Multiway Partitioning with Retiming", Proc. ACM/IEEE Design Automation Conf., 2000, pp. 274-279.
6. J. Cong, H. Li and C. Wu, "Simultaneous Circuit Partitioning/Clustering with Retiming", Proc. ACM/IEEE Design Automation Conf., 1999, pp. 460-465.
7. J. Cong and C. Wu, "Global Clustering-Based Performance Driven Circuit Partitioning", Proc. ACM/IEEE Intl. Symp. on Physical Design, 2002, pp. 149-154.
8. W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy and R. I. McMillan, "Timing Driven Placement Using Complete Path Delays", Proc. ACM/IEEE Design Automation Conf., 1990, pp. 84-89.
9. S. Dutt and W. Deng, "VLSI Circuit Partitioning by Cluster-Removal Using Iterative Improvement Techniques", Proc. ACM/IEEE Design Automation Conf., 1996, pp. 194-200.
10. C. M. Fiduccia and R. M. Mattheyses, "A Linear-Time Heuristic for Improving Network Partitions", Proc. Nineteenth Design Automation Conf., 1982, pp. 175-181.
11. Y. C. Ju and R.A. Saleh, "Incremental Techniques for the Identification of Statically Sensitizable Critical Paths", Proc. ACM/IEEE Design Automation Conf., 1991, pp. 541-546.
12. G. Karypis, R. Aggarwal, V. Kumar and S. Shekhar, "Multilevel Hypergraph Partitioning: Application in VLSI Domain", Proc. ACM/IEEE Design Automation Conf., 1997, pp. 526-529.
13. L. Liu, M. Shih, N. Chou, C-K. Cheng and W. Ku, "Performance-Driven Partitioning Using a Replication Graph Approach", Proc. ACM/IEEE Design Automation Conf., 1995, pp. 206-210.
14. http://nexus6.cs.ucla.edu/GSRC/bookshelf/Slots/Partitioning/MLPart/.