A 32-KB standard CMOS antifuse one-time programmable ROM embedded in a 16-bit microcontroller

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 9, 2006, Pages 2115-2124

  Cha, Hyouk Kyu ^a,b   Yun, Ilhyun ^c   Kim, Jinbong ^d   So, Byepng Cheol ^c   Chun, Kanghyup ^c   Nam, Ilku ^a,e   Lee, Kwyro ^a,b  

^a MICROS Research Center ^*

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^c SAIN Information and Communications Company   (South Korea)

^d MagnaChip Semiconductor Ltd   (South Korea)

^e SAMSUNG Electronics   (South Korea)

Author keywords

CMOS antifuse; CMOS OTP; Embedded PROM; Gate oxide breakdown; Microcontroller; Nonvolatile memory; OTP ROM

Indexed keywords

COMPUTER PROGRAMMING; EMBEDDED SYSTEMS; MICROCONTROLLERS; ROM; TRANSISTORS;

CMOS ANTIFUSE; CMOS OTP; EMBEDDED PROM; GATE-OXIDE BREAKDOWN; NONVOLATILE MEMORY; OTP ROM;

CMOS INTEGRATED CIRCUITS;

EID: 33748358173     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.880603     Document Type: Article

References (20)

1. N. Ohtsuka, S. Tanaka, J. Miyamoto, S. Saito, S. Atsumi, K. Imamiya, K. Yoshikawa, N. Matsukawa, S. Mori, N. Arai, T. Shinagawa, Y. Kaneko, J. Matsunaga, and T. Iizuka, "A 4-Mbit CMOS EPROM," IEEE J. Solid-State Circuits, vol. 22, pp. 669-675, Oct. 1987.
2. K. Ohsaki, N. Asamoto, and S. Takagaki, "A single poly EEPROM cell structure for use in standard CMOS processes," IEEE J. Solid-State Circuits, vol. 29, pp. 311-316, Mar. 1994.
3. C. Kuo, M. Weidner, T. Toms, H. Choe, K. Chang, A. Harwood, J. Jelemensky, and P. Smith, "A 512-b flash EEPROM embedded in a 32-b microcontroller," IEEE J. Solid-State Circuits, vol. 27, pp. 574-582, Apr. 1992.
4. T. Fukumoto, H. Hirano, S. Chaya, T. Maejima, T. Honda, T. Sumi, J. Michiyama, R. Ariga, T. Akashi, and S. Watanabe, "2 V 120 nsec 8/16-bit microcontroller with embedded flash EEPROM," in Proc. IEEE Custom Integrated Circuits Conf., May 1995, pp. 155-158.
5. B. Maiti, D. Shum, W. Paulson, K. M. Chang, P. J. Tobin, M. Weidner, and C. Kuo, "Highly reliable furnace-grown N2O tunnel oxide for a microcontroller with embedded flash EEPROM," in Pwc. IEEE IRPS, Apr.-May 1996, pp. 55-60.
6. T. Sumi, M. Azuma, T. Otsuki, J. Gregory, and C. P. de Araujo, "0.9 V embedded ferroelectric memory for microcontrollers," in IEEE ISSCC Dig. Tech. Papers, Feb. 1995, pp. 70-71.
7. J. Yamada, T. Miwa, H. Koike, H. Toyoshima, K. Amanuma, S. Kobayashi, T. Tatsumi, Y. Maejima, H. Hada, H. Mori, S. Takahashi, H. Takeuchi, and T. Kunio, "A 128-kb FeRAM macro for contact/contactless smart-card microcontrollers," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1073-1079, Aug. 2002.
8. M. Johnson, A. Al-Shamma, D. Bosch, M. Crowley, M. Farmwald, L. Fasoli, A. Ilkbahar, B. Kleveland, T. Lee, T. Liu, Q. Nguyen, R. Scheuerlein, K. So, and T. Thorp, "512-Mb PROM with a three-dimensional array of diode/ antifuse memory cells," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1408-1414, Nov. 2003.
9. S. B. Herner, "Vertical p-i-n polysilicon diode with antifuse for stackable field-programmable ROM," IEEE Electron Device Lett., vol. 25, no. 5, pp. 271-273, May 2004.
10. F. Li, "Evaluation of SiO2 antifuse in 3D-OTP memory," IEEE Trans. Device Mater. Reliab., vol. 4, no. 3, pp. 416-421, Sep. 2004.
11. J. Wee, W. Yang, E. Ryou, J. Choi, S. Ahn, J. Chung, and S. Kim, "An antifuse EPROM circuitry scheme for field-programmable repair in DRAM," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1408-1414, Oct. 2000.
12. G. Zhang, C. Hu, P. Yu, S. Chiang, S. Eltoukhy, and E. Hamdy, "An electro-thermal model for metal-oxide-metal antifuses," IEEE Trans. Electron Devices, vol. 42, pp. 1548-1558, 1995.
13. C. Shin, R. Lambertson, F. Hawley, F. Issaq, J. McCollum, E. Hamdy, H. Sakurai, H. Yuasa, T. Yamaoka, T. Wada, and C. Hu, "Characterization and modeling of a highly reliable metal-to-metal antifuse for high-performance and high-density field-programmable gate arrays," in Proc. IEEE IRPS, 1997, pp. 25-33.
14. J. Kim and K. Lee, "3-transistor antifuse OTP ROM array using standard CMOS process," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2003, pp. 239-242.
15. P. Candelier, N. Villani, J. P. Schoellkopf, and P. Mortini, "One time programmable drift antifuse cell reliability," in Proc. IEEE IRPS, 2000, pp. 169-173.
16. 2 studied by the post-breakdown resistance statistics," IEEE Trans. Electron Devices, vol. 47, pp. 741-745, 2000.
17. H. Ito and T. Namekawa, "Pure CMOS one-time programmable memory using gate-ox anti-fuse," in Proc. IEEE Custom Integrated Circuits Conf., Oct. 2004, pp. 469-472.
18. B. Kaczer, R. Degraeve, A. D. Keersgieter, K. Van de Mieroop, V. Simons, and G. Groeseneken, "Consistent model for short-channel nMOSFET after hard gate-oxide breakdown," IEEE Trans. Electron Devices, vol. 49, no. 3, pp. 507-513, Mar. 2002.
19. B. P. Linder, J. H. Stathis, R. A. Wachnik, E. Wu, S. A. Cohen, A. Ray, and A. Vayshenker, "Gate oxide breakdown under current limited constant voltage stress," in Symp. VLSI Technology Dig., 2000, pp. 214-215.
20. V. Nathan and N. C. Das, "Gate-induced drain leakage current in MOS devices," IEEE Trans. Electron Devices, vol. 40, no. 10, pp. 1888-1890, Oct. 1993.