Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 7, 2006, Pages 667-679

  Paulin, Pierre G ^a,b   Pilkington, Chuck ^b   Langevin, Michel ^b   Bensoudane, Essaid ^b   Lyonnard, Damien ^b   Benny, Olivier ^b   Lavigueur, Bruno ^b   Lo, David ^b   Beltrame, Giovanni ^b   Gagné, Vincent ^b   Nicolescu, Gabriela ^a,c  

^a IEEE   (Canada)

^b STMICROELECTRONICS   (Canada)

^c ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

Author keywords

Multimedia computing; Multiprocessor interconnection; Parallel programming

Indexed keywords

DISTRIBUTED SYSTEM OBJECT COMPONENT (DSOC); MULTIMEDIA COMPUTING; MULTIPROCESSOR INTERCONNECTION; PARALLEL PROGRAMMING;

ABSTRACTING; CONGESTION CONTROL (COMMUNICATION); DISTRIBUTED COMPUTER SYSTEMS; ENCAPSULATION; IMAGE CODING; MATHEMATICAL MODELS; MULTIMEDIA SYSTEMS; PARALLEL PROCESSING SYSTEMS; SCHEDULING; TELECOMMUNICATION TRAFFIC;

INTERCONNECTION NETWORKS;

EID: 33746895871     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.878259     Document Type: Conference Paper

References (27)

1. J. Henkel, "Closing the SoC design gap," IEEE Comput. Mag., pp. 119-121, Oct. 2003.
2. P. Magarshack and P. G. Paulin, "System-on-Chip beyond the nanometer wall," in Proc. 40th Design Autom. Conf., 2003, pp. 419-424.
3. A. Jantsch and H. Tenhunen, Eds., Networks on Chip Kluwer Academic Publishers, 2003.
4. J. M. Paul, "Programmers' views of SoCs," in Proc. CODES/ISSS, 2003, pp. 156-161.
5. L. Benini and G. De Micheli, "NoC: A new SoC paradigm," Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
6. G. DeMicheli, "Networks on a chip," in Proc. MPSoC, 2003, pp. 5-36.
7. K. Keutzer, "System level design: Orthogonalization of concerns and platform-based design," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 19, no. 12, pp. 1523-1543, Dec. 2000.
8. N. Shah, "NP-Click: A programming model for the intel IXP1200," in Proc. Workshop Network Processors, Int. Symp. High Perf. Arch., 2003, pp. 100-111.
9. P. van der Wolf, "Design and programming of embedded multiprocessors: An interface-centric approach," in Embedded Systems Handbook. Boca Raton, FL: CRC, 2006.
10. S. Kiran, "A complexity effective communication model for behavioral modeling of signal processing application," in Proc. 40th Des. Autom. Conf., 2003, pp. 412-415.
11. M. Forsell, "A scalable high-performance computing solution for network on chip," IEEE Micro, vol. 22, no. 5, pp. 46-55, Sep. - Oct. 2002.
12. P. G. Paulin, "Application of a multi-processor SoC platform to high-speed packet forwarding," in Proc. DATE (Designer Forum), 2004, pp. 58-63.
13. P. G. Paulin, C. Pilkington, and E. Bensoudane, "StepNP: A system-level exploration platform for network processors," IEEE Des. Test Comput., vol. 19, no. 6, pp. 17-26, Nov. 2002.
14. D. Quinn, "A system-level exploration platform and methodology for network applications based on configurable processors," in Proc. Des. Autom. Test Eur. (DATE), 2004, pp. 364-369.
15. M. Borgatti, "A 0.18 μm, 1GOPS reconfigurable signal processing IC with embedded FPGA and 1.2 GB/s, 3-Port flash memory subsystem," in Proc. Int. Solid-State Circuits Conf. (ISSC), 2003, pp. 50-55.
16. D. M. Tullsen, Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor UCSD, CSE Tech. Rep. CS98-587, 1998.
17. J. Lee, "A comparison of the RTU hardware RTOS with HW/SW RTOS," in Proc. ASP-DAC, 2003, pp. 683-688.
18. P. Kohout, "Hardware support for real-time operating systems," in Proc. Codes-ISSS, 2003, pp. 45-51.
19. E. J. Johnson, IXP2400/2800 Programming, Intel Press, Hillsboro, OR, 2003.
20. S. Kurohmaru, "A MPEG4 programmable CODEC DSP with an embedded pre/post-processing engine," in Proc. IEEE Custom Integr. Circuits Conf., 1999, pp. 69-72.
21. B. An, "Implementation of MPEG4 on philips co vector processor," in Proc. 14th Annu. Workshop Circuits, Syst. Process., ProRISC, 2003, pp. 8-17.
22. U. J. Kapasi, S. Rixner, W. J. Dally, B. Kkailany, J. H. Ahn, P. Mattson, and J. D. Owens, "Programmable stream processors," IEEE Comput., vol. 36, no. 8, pp. 54-62, Aug. 2003.
23. S. Chatterji, "Performance evaluation of two emerging media processors: VIRAM and imagine," in Proc. Int. Parallel Distrib. Process. Symp. (IPDP'2003), pp. 229a-229a.
24. D. J. Murray and W. VanRyper, Encyclopedia of Graphics File Formats O'Reilly Associates, 1996.
25. P. G. Paulin, "Distributed object models for multi-processor SoC's, with application to low-power multimedia wireless systems," in Proc. Des. Autom. Test Eur. (DATE), 2006, pp. 482-487.
26. W. Fornaciari, F. Salice, and D. Sciuto, "Power modeling of 32-bit microprocessors," IEEE Trans. Comput.-Aided Des. Integr, Circuits Syst., vol. 21, no. 11, pp. 1306-1316, 2002.
27. T. Omnès, Y. Bouchebaba, C. Kulkarni, and F. Coelho, C. Piguet, Ed., "Recent advances in low power design and functional co-verification automation from the earliest system - Level design stages," in Low-Power Electronics Design. Boca Raton, FL: CRC, 2004.