Recent advances in low-power design and functional coverification automation from the earliest system-level design stages

Low-Power Electronics Design

Volumn , Issue , 2004, Pages 37-1-37-24

  Omnès, Thierry J F ^a   Bouchebaba, Youcef ^b   Kulkarni, Chidamber ^c   Coelho, Fabien ^d  

^a NXP SEMICONDUCTORS   (Netherlands)

^b UNIVERSITÉ DE NANTES   (France)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d PSL RESEARCH UNIVERSITY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84858930401     PISSN: None     EISSN: None     Source Type: Book    
DOI: None     Document Type: Chapter

References (65)

1. V. Agrawal and R. Mercer. Deterministic versus random testing. Int. Test Conf., Los Angeles, CA, September 1986, pp. 718–718.
2. G. Apostol (Brecis Communications, Inc.). Network processor designer tackles verification nightmare. EE Design, November 5, 2001.
3. L. Arditi, H. Boufaied, A. Cavanie, and V. Stehle. Coverage directed generation of system-level test cases for the validation of a DSP system. Int. Symp. on FME 2001: Formal Methods for Increasing Software Productivity, LNCS, Vol. 1, 2001.
4. F. Baker. Requirements for IP Version 4 Routers. RFC1812, Internet Engineering Task Force (IETF), June 1995.
5. M. Benjamin, D. Geist, A. Hartman, G. Mas, R. Smeets, and Y. Wolfsthal. A feasibility study in formal coverage driven test generation. Technical Report, IBM Haifa Laboratories, Haifa, Israel, June 1999. http://www.haifa.il.ibm.com/projects/verification/gtcb/.
6. G. Berry. The Foundations of Esterel. G. Plotkin, C. Stirling, and M. Tofte, Eds., MIT Press, 2000.
7. Y. Bouchebaba. Optimisation des transferts de données pour le traitement du signal. Ph.D. thesis, Ecole Nationale Supérieure des Mines de Paris, 2002.
8. Y. Bouchebaba and F. Coelho. Pavage pour une séquence de nids de boucles. J. Technique et science informatiques. Parallélisme et systèmes distribués 21, numéro 5, 2002, pp. 579–603.
9. Y. Bouchebaba and F. Coelho. Tiling and memory reuse for sequences of nested loops. Euro-Par 2002, Parallel Process., 8th Int. Euro-Par Conf. Proc. Lecture Notes in Computer Science 2400, 2002, pp. 255–264.
10. R. Brackebusch, S. Muller, G.S.-Y. Sokomak, F. Grassert, and D. Timmermann. A new synthesizable architecture approach for verification environments applying transaction-based methodology. Proc. 40th Design Automation Conf. (DAC’03), Anaheim, CA, June 2003.
11. A. Bruce and J. Goodenough (ARM, Ltd.). Re-usable hard-ware /software co-verification of IP blocks. Verisity Design, Inc. Club Verification, June 2002.
12. D. Callahan. A global approach to detection of parallelism. Ph.D. thesis, Rice University, Houston, TX, 1987.
13. F. Catthoor et al. Custom Memory Management Methodology — Exploration of Memory Organization for Embedded Multimedia System Design, Kluwer Academic Publishers, Dordrecht, 1988.
14. F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. DeMan. Global communication and memory optimizing transformations for low power signal processing systems. IEEE Workshop on VLSI Signal Process., 1994, pp. 178–187.
15. H. Chang, L. Cooke, M. Hunt, G. Martin (Cadence Design Systems, Inc.), A. McNelly and L. Todd (Simutech, Inc.). Surviving the SOC Revolution: A Guide to Platform-Based Design. Kluwer Academic Publishers, Dordrecht, 1999.
16. A. Chatelain, Y. Mathys, G. Placido (Motorola, Inc.), A. La Rosa and Luciano Lavagno (Politecnico di Torino). High-level architectural co-simulation using Esterel and C. CODES’01, pp. 189–194.
17. Intel Corporation, Intel IXP1200 Network Processor Family: Hardware Reference Manual, Revision 8, Intel Corporation, Santa Clara, CA, pp. 225–228, 2001.
18. P. Crowley, M. Fiuczynski, J. Baer, and B. Bershad. Characterizing processor architectures for programmable network interfaces, Proc. 2000 Int. Conf. on Supercomputing, Santa Fe, NM, May 2000.
19. A. Darte. On the complexity of loop fusion, Parallel Computing, Vol. 26, No. 9, 2000, pp. 1175–1193.
20. D. Dempster and M. Stuart (TransEDA, Ltd.). Verification Methodology Manual: Techniques for Verifying HDL Designs. Kluwer Academic Publishers, Dordrecht, 2002.
21. F. de Dinechin, P. Quinton, and T. Risset. Structuration of the Alpha language, in Massively Parallel Programming Models, IEEE Computer Society Press, Berlin, Germany, 1995, pp. 18–24.
22. E.A. de Kock, W.J.M. Smits, P. van der Wolf, J.-Y. Brunel, W.M. Kruijtzer, P. Lieverse, K.A. Vissers, and G. Essink. YAPI: application modeling for signal processing systems. Proc. 37th Conf. on Design Automation (DAC-00), NY, June 5–9 2000, pp. 402–405.
23. H. de Man. Washing machine: the key to low-power. EE Times, March 6, 2002, http://www.electronicstimes.com/.
24. C. Eisenbeis, W. Jalby, D. Windheiser, and F. Bodin. A strategy for array management in local memory, J. Mathematical Programming: Series A, Vol. 63, No. 3, 1994, pp. 331–370.
25. C. Eisner and D. Fisman. Sugar 2.0: an introduction. Technical Report, IBM Haifa Research Laboratory, Haifa, Israel, 2002.
26. Esterel Technologies, S.A. Esterel technologies develops top-level validation methodology for STMicroelectronics: Speeds functional verification of chips with multiple design blocks. Available at http://www.esterel-technologies.com, June 2002.
27. E. Gamma, R. Helm, R. Johnson, and J. Vlissides. Elements of Reusable Object-Oriented Software, Professional Computing Series, Addison-Wesley, Reading, MA, 1994.
28. D. Gannon, W. Jalby, and K. Gallivan. Strategies for cache and local memory management by global program transformation. J. Parallel and Distributed Computing, Vol. 5, No. 10, 1988, pp. 587–616.
29. J.G. Ganssle. An introduction to USB development. Embedded Systems Programming, 2002. Available at http://www.embedded.com.
30. E. de Greef, F. Catthoor, and H. de Man. Reducing storage size for static control programs mapped onto parallel architectures, presented at Dagstuhl Seminar on Loop Parallelisation, Schloss Dagstuhl, Germany, April 1996.
31. M. Gries, C. Kulkarni, C. Sauer, and K. Keutzer. Comparing analytical modeling with simulation for network processors: a case study, Design Automation and Test in Europe (DATE), Munich, Germany, March 2003.
32. N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud. The synchronous data-flow programming language LUSTRE. Proc. IEEE, Vol. 79, No. 9, pp. 1305–1320, September 1991.
33. Y. Hollander, M. Morley, and A. Noy. The e-language: a fresh separation of concerns. Proc. Technology of Object-Oriented Languages and Syst. (TOOLS) Europe, Zurich, Switzerland, March 1999, pp. 41–50.
34. G. Huard. Algorithmique du décalage d'instructions. Ph.D. thesis, École Normale Supérieure de Lyon, 2001.
35. International Technology Roadmap for Semiconductors (ITRS). Design chapter of the 2001 edition. Technical Report, EECA, JEITA, KSIA, TSIA, SIA, and International SEMATECH, 2001. Available at http://public.itrs.net.
36. F. Irigoin and R. Triolet. Supernode partitioning. Proc. 15th Annu. ACM Symp. on Principles of Programming Languages, San Diego, CA, 1988, pp. 319–329.
37. F. Irigoin, P. Jouvelot, and R. Triolet. Overview of the PIPS project. Proc. Int. Workshop on Compilers for Parallel Computers, Paris, France, November 1990.
38. M. Kandemir, N. Vijaykrishnan, M.J. Irwin, and H.S Kim. Experimental evaluation of energy behavior of iteration space tiling, LCPC 2000, Yorktown Heights, NY, 2000, pp. 142–157.
39. K. Kennedy. Fast greedy weighted fusion. Int. J. Parallel Programming, Vol. 29, No. 5, 2001, pp. 463–491.
40. B. Kienhuis, E. Deprettere, K.A. Vissers and P. Van Der Wolf. An approach for quantitative analysis of application-specific dataflow architectures. Proc. Int. Conf. on Application-Specific Syst., Architectures and Processors (ASAP’97), pp. 338–349, 1997.
41. E. Kohler, R. Morris, B. Chen, J. Jannotti, and M. Kaashoek. The Click Modular Router. ACM Trans. on Computer Syst., Vol. 18, No. 3, pp. 263–297, August 2000.
42. P. Le Guernic, J.-P. Talpin, and J.-C. Le Lann. Polychrony for system design. Technical Report RR- 4715, IRISA, Environnement de spécification de programmes réactifs synchrones (ESPRESSO), June 2003.
43. C.-W. Leong. Understanding the universal serial bus (USB). USB developer, 2002. Available at http://www.USBDeveloper.com.
44. K. McKinley and K. Kennedy. Maximizing loop parallelism and improving data locality via loop fusion and distribution, languages and compilers for parallel computing, 6th Int. Workshop, Portland, Oregon, 1993, pp. 301–320.
45. Bertrand Meyer. Object oriented software construction. In C.A.R. Hoare, Ed., Series in Computer Science. Prentice Hall International, Inc., Englewood Cliffs, NJ, 1988.
46. A. Mihal, C. Kulkarni, M. Moskewicz, M. Tsai, N. Shah, S. Weber, Y. Jin, K. Keutzer, C. Sauer, K. Vissers, and S. Malik. Developing architectural platforms: a disciplined approach, IEEE Design and Test of Computers, Vol. 19, No. 6, pp. 6–16, November/December 2002.
47. A. Mozipo, D. Massicote, P. Quinton, and T. Risset. Automatic synthesis of a parallel architecture for Kalman filtering using MMAlpha. IEEE Canadian Conf. on Electrical and Comput. Eng., Edmonton, Canada, May 1999.
48. J. Nickolls, L.J. Madar III, S. Johnson, V. Rustagi, K. Unger, and M. Choudhury, Broadcom Calisto: a multi-channel multi-service communication platform, Hot-Chips Symp., 2002.
49. T. Pascalin Amagbegnon, P. Le Guernic, H. Marchand, and E. Rutten. Signal. Lecture Notes in Computer Science, Vol. 891, pp. 113–, 1995.
50. Philips Semiconductors, B.V. Nexperia pnx8500: Home entertainment engine. Functional Overview, 2000. Available at http://www.semiconductors.philips.com/nexperia.
51. S.K. Roy (Synplicity, Inc.), S. Ramesh, S. Chakraborty (IITBombay), T. Nakata, and S.P. Rajan (Futjitsu Laboratories). Functional verification of systems on chip (SOCs) — practices, issues and challenges. ASP-DAC/VLSI Design 2002, January 7–11, 2002, Bangalore, India, pp. 11–.
52. M. Scott, J. Dickerson, and B. Payne. Panel probes SOC problems, solutions. EE Design, February 2002. http://www.eedesign.com/news/OEG20000202S0044.
53. N. Shah, Understanding network processors. Master’s thesis, Department of Electrical Engineering and Computer Sciences, University of California-Berkeley, September 2001.
54. SystemC Verification Working Group. SystemC verification standard specification. Technical Report, Open SystemC Initiative (OSCI), November 2002. Available at http://www.systemc.org.
55. Teja Technologies, IPv4 forwarding application performance, White Paper, July 2002. Available at http://www.teja.com/library/ip4_whitepaper.html.
56. M. Tsai, C. Kulkarni, C. Sauer, N. Shah, and K. Keutzer, A benchmarking methodology for network processors, First Workshop on Network Processors at the 8th Int. Symp. on High Performance Computer Architecture (HPCA8), Cambridge, MA, February 2002.
57. Verisity Design, Inc. Spec-based verification. White Paper, 1999. Available at http://www.verisity.com/resources/whitepaper/.
58. Verisity Design, Inc. e-reuse methodology (eRM) developer manual: maximizing verification productivity. Technical Report, Verisity Design, Inc., 2001.
59. Verisity Design, Inc. The evolution of verification methodology. Technical Report, Verisity Design, Inc., 2001.
60. Verisity Design, Inc. Coverage-driven functional verification: using coverage to speed verification and ensure completeness. White Paper, September 2001. Available at www.verisity.com/resources/whitepaper/.
61. J.A. Waicukauski, E. Lindbloom, E.B. Eichelberger, and O.P. Forlenza. A method for generating weighted random test patterns. IBM J. Res. and Dev., Vol. 33, No. 2, pp. 149–161, March 1989.
62. M.E. Wolf. Improving locality and parallelism in nested loops. Ph.D. thesis, Stanford University, Stanford, CA, 1992.
63. M. Wolfe. High-Performance Compilers for Parallel Computing, Addison-Wesley, Reading, MA, 1996.
64. S. Wuytack, J.P. Diguet, F. Catthoor, and H. De Man. Formalized methodology for data reuse exploration for low-power hierarchical memory mappings, IEEE Trans. on VLSI Syst., Special Issue ISLPED’97, Vol. 4, No. 6, pp. 529-537, Dec. 1998.
65. H.P. Zima and B.M. Chapman. Supercompilers for Parallel and Vector Computers, Addison-Wesley, Reading, MA, 1990.