Programmers' Views of SoCs

Hardware/Software Codesign - Proceedings of the International Workshop

Volumn , Issue , 2003, Pages 156-161

  Paul, JoAnn M ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Design Languages; Heterogeneous Multiprocessing; Networks on Chip; Programmers' Views; Systems on Chips (SoCs)

Indexed keywords

DESIGN LANGUAGES; HETEROGENOUS MULTIPROCESSING; NETWORKS ON CHIPS; PROGRAMMERS VIEW; SYSTEMS-ON-CHIPS (SOCS);

COMPUTER ARCHITECTURE; COST BENEFIT ANALYSIS; FLOW CONTROL; INTEGRATED CIRCUIT LAYOUT; MULTIPROCESSING PROGRAMS; OPTIMIZATION; PROBLEM SOLVING; WIDE AREA NETWORKS;

MICROPROCESSOR CHIPS;

EID: 1142275623     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/944645.944688     Document Type: Conference Paper

References (14)

1. "Are Single-Chip Multiprocessors in Reach?" IEEE Design & Test, Jan - Feb 2001.
2. W. Dally, B. Towles. "Route Packets, Not Wires: On-Chip Interconnection Networks," DAC 2001.
3. L. Benini, G. De Micheli, "Networks on chips: A New SoC Paradigm," IEEE Computer, January 2002.
4. F. Balarin, et al. Hardware-Software Co-design of Embedded Systems. The Polis Approach. Boston: Kluwer. 1997.
5. W. Cesario, G.. Nicolescu, et al. "Colif: A Design Representation for Application-Specific Multiprocessor SOCs," IEEE Design & Test of Computers, Sept. - Oct. 2001.
6. K. Keutzer, et al. "System-Level Design: Orthogonalization of Concerns and Platform-Based Design," IEEE T. CAD. '00.
7. Special Issue on Ubiquitous Computing, Communications of the ACM, December 2002.
8. B. Grattan, G. Stitt, F. Vahid. "Codesign-extended applications." CODES 2002.
9. J. Paul, D. Thomas. "A Layered, Codesign Virtual Machine Approach to Modeling Computer Systems," DATE 2002.
10. A. Cassidy, J. Paul, D. Thomas. "Layered, Multi-Threaded, High-Level Performance Design," DATE 2003.
11. D. Skillcorn, D. Talia. "Models and Languages for Parallel Computation," ACM Computing Surveys. 1998.
12. D. Culler, J. Singh. Parallel Computer Architecture, A Hardware/Software Approach. S.F.: Morgan Kaufman, 1999.
13. J.Paul, A.Bobrek, J. Nelson, J. Pieper, D. Thomas. "Schedulers as Model-Based Design Elements in Programmable Heterogeneous Multiprocessors, " DAC 2003.
14. G. Amdhal. "Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities," AFIPS 1967 Spring Joint Computer Conference, pp. 483-485.